欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S1210F-44IM/F/P 参数 Datasheet PDF下载

73S1210F-44IM/F/P图片预览
型号: 73S1210F-44IM/F/P
PDF下载: 下载PDF文件 查看货源
内容描述: 自包含智能卡读卡器与密码键盘和电源管理 [Self-Contained Smart Card Reader with PINpad and Power Management]
分类和应用:
文件页数/大小: 126 页 / 1200 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第5页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第6页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第7页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第8页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第10页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第11页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第12页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第13页  
DS_1210F_001
Pin (68 QFN)
Pin (44 QFN)
73S1210F Data Sheet
Pin Name
Equivalent
Circuit*
Description
PRES
53
34
Type
I
Smart Card presence. Active high. Note: the pin has a
very weak pull down resistor. In noisy environments, an
external pull down may be desired to insure against a
false card event.
Smart Card clock signal.
Smart Card reset signal.
Smart Card Data IO signal.
Auxiliary Smart Card IO signal (C4).
Auxiliary Smart Card IO signal (C8).
Smart Card VCC supply voltage output. A 0.47µF
capacitor is required and should be located at the smart
card connector. The capacitor should be a ceramic type
with low ESR.
Smart Card Ground.
Power supply source for main voltage converter circuit. A
10µF and a 0.1µF capacitor are required at the VPC input.
The 10µF capacitor should be a ceramic type with low
ESR.
Alternate power source input from external power supply.
Alternate power source input, typically from two series
cells, V > 4V.
Intermediate output of main converter circuit. Requires an
external 4.7µF low ESR filter capacitor to GND.
Connection to 10µH inductor for internal step up
converter. Note: inductor must be rated for 400 mA
maximum peak current.
Power control pin. Connected to normally open SPST
switch to ground. Closing switch for duration greater than
debounce period will turn 73S1210F on. If 73S1210F is
on, closing switch will flag the 73S1210F to go to the off
state. Firmware will control when the power is shut down.
Digital output. If ON_OFF switch is closed (to ground) for
debounce duration and circuit is “on,” OFF_REQ will go
high (Request to turn OFF). This output should be
connected to an interrupt pin to signal the CPU core that a
request to shut down power has been initiated. The
firmware can then perform all of its shut down
housekeeping duties before shutting down V
DD
.
Trace bus signals for ICE.
CLK
RST
IO
AUX1
AUX2
VCC
55
57
61
60
59
58
36
38
42
41
40
39
O
O
IO
IO
IO
PSO
GND
VPC
56
65
37
44
GND
PSI
VBUS
VBAT
VP
LIN
62
64
54
66
35
1
PSI
PSI
PSO
PSI
ON_OFF
63
43
I
OFF_REQ
52
33
O
TBUS(3:0)
0
1
2
3
IO
50
46
44
41
Rev. 1.4
9