欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S1210F-44IM/F/P 参数 Datasheet PDF下载

73S1210F-44IM/F/P图片预览
型号: 73S1210F-44IM/F/P
PDF下载: 下载PDF文件 查看货源
内容描述: 自包含智能卡读卡器与密码键盘和电源管理 [Self-Contained Smart Card Reader with PINpad and Power Management]
分类和应用:
文件页数/大小: 126 页 / 1200 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第8页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第9页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第10页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第11页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第13页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第14页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第15页浏览型号73S1210F-44IM/F/P的Datasheet PDF文件第16页  
73S1210F Data Sheet  
DS_1210F_001  
specific SFR registers in the proper sequence. These special pattern/sequence requirements prevent  
inadvertent erasure of the flash memory.  
The mass erase sequence is:  
1. Write 1 to the FLSH_MEEN bit in the FLSHCTL register (SFR address 0xB2[1]).  
2. Write pattern 0xAA to ERASE (SFR address 0x94).  
Note: The mass erase cycle can only be initiated when the ICE port is enabled.  
The page erase sequence is:  
1. Write the page address to PGADDR (SFR address 0xB7[7:1]).  
2. Write pattern 0x55 to ERASE (SFR address 0x94).  
The PGADDR register denotes the page address for page erase. The page size is 512 (200h) bytes and  
there are 128 pages within the flash memory. The PGADDR denotes the upper seven bits of the flash  
memory address such that bit 7:1 of the PGADDR corresponds to bit 15:9 of the flash memory address.  
Bit 0 of the PGADDR is not used and is ignored. The MPU may write to the flash memory. This is one of  
the non-volatile storage options available to the user. The FLSHCTL SFR bit FLSH_PWE (flash program  
write enable) differentiates 80515 data store instructions (MOVX@DPTR,A) between Flash and XRAM  
writes. Before setting FLSH_PWE, all interrupts need to be disabled by setting EAL = 1. Table 3 shows  
the location and description of the 73S1210 flash-specific SFRs.  
Any flash modifications must set the CPUCLK to operate at 3.6923 MHz (MPUCLKCtl = 0x0C)  
before any flash memory operations are executed to insure the proper timing when modifying the  
flash memory.  
12  
Rev. 1.4