DS_1x22_001
73M1822/73M1922 Data Sheet
2.4 73M1912 32-Pin QFN Pinout
Figure 5 shows the 73M1912 32-pin QFN pinout.
CKO
OFH
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
DCD
RST
TST
TXM
CKI
VND/VNX
73M1912
SCP
MID
SACIN
RXM
RXP
SCM
VPX
VPS
Figure 5: 73M1912 32-Pin QFN Pinout
Table 4 describes the pin functions for the device. Decoupling capacitors on the power supplies should be
included for each pair of supply pins.
Table 4: 73M1912 32-Pin QFN Pin Definitions
Pin
Pin
Type
Description
Number Name
1
2
3
CKO
OFH
CKI
O
O
I
Test point for recovered clock
Off-hook control
Test input for clock
4
5
6
7
8
VND/VNX
SCP
GND
I/O
Digital/analog negative supply voltage
Positive side of the secondary pulse transformer winding
Charge pump midpoint
MID
I/O
SCM
I/O
Negative side of the secondary pulse transformer winding
Supply from the barrier side, connect to VPD
VPX
PWR
External rectification – disables internal rectifier when low, leave
open
9
RCT
I
10
11
12
13
14
15
16
I
Factory test mode – leave open
Voltage regulator sense
BYP
SRE
SRB
VNS
VBG
ACS
VNS
I
O
Voltage regulator drive
GND
O
Analog/digital negative supply voltage
VBG bypass, connect to 0.1μF capacitor to VPS
AC current sense
I
GND
Analog/digital negative supply voltage
Rev. 1.6
13
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
