DS_1x22_001
The Line-Side Device (73M1912 / 73M1822) consists of:
1.
2.
3.
4.
5.
6.
73M1822/73M1922 Data Sheet
Digital Sigma Delta Modulator (DSDM)
Transmit Analog Front End (TxAFE)
Receive Analog Front End (RxAFE) including Sigma Delta Modulator (ASDM)
Sinc^3 Filter (Sinc3)
On-chip Line Interface Circuit (ONLIC)
Line-Side Barrier Interface Circuit (LSBI)
The transmit data (TxData) is interpolated up within TIF (Transmit Interpolation Filter) from the sampling
frequency (Fs) to twice the sampling frequency resulting in TxD.
Control information (CTL) is time-division multiplexed with TxD, serialized within MSBI, and sent across the
barrier to 73M1912 LIC (Line Interface Circuitry). This is then received and processed within LSBI and
separated into TxD and CTL. TxD is digitally sigma-delta modulated to form a serialized Transmit Bit
Stream (TBS). The TBS is D/A converted for final transmission to the line. CTL is used to control various
features of the Line-Side Device.
On the receive side, the received analog signal from the line is sigma-delta modulated to form a serialized
Receive Bit Stream (RBS). RBS is decimated down to twice the sampling frequency as RxD and
time-division multiplexed with status Information (STA) from the Auxiliary A/D regarding line condition in
LSBI block and transmitted to the Host-Side Device. The MSBI processes this data and separates it into
RxD and STA. Rxd is further decimated to down to Fs and sent to the host through the MAFE interface.
STA is sent to the host through the MAFE interface using a different time slot.
Rev. 1.6
7
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
