欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6521DE-IMF 参数 Datasheet PDF下载

71M6521DE-IMF图片预览
型号: 71M6521DE-IMF
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 97 页 / 1586 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号71M6521DE-IMF的Datasheet PDF文件第80页浏览型号71M6521DE-IMF的Datasheet PDF文件第81页浏览型号71M6521DE-IMF的Datasheet PDF文件第82页浏览型号71M6521DE-IMF的Datasheet PDF文件第83页浏览型号71M6521DE-IMF的Datasheet PDF文件第85页浏览型号71M6521DE-IMF的Datasheet PDF文件第86页浏览型号71M6521DE-IMF的Datasheet PDF文件第87页浏览型号71M6521DE-IMF的Datasheet PDF文件第88页  
71M6521BE  
Energy Meter IC  
DATA SHEET  
JANUARY 2008  
RECOMMENDED EXTERNAL COMPONENTS  
NAME  
C1  
C2  
CSYS  
C2P5  
FROM  
V3P3A  
V3P3D  
V3P3SYS  
V2P5  
TO  
FUNCTION  
VALUE  
0.1±20%  
0.1±20%  
1.0±30%  
0.1±20%  
UNIT  
μF  
μF  
μF  
μF  
AGND  
DGND  
DGND  
DGND  
Bypass capacitor for 3.3V supply  
Bypass capacitor for 3.3V output  
Bypass capacitor for V3P3SYS  
Bypass capacitor for V2P5  
32.768kHz crystal – electrically similar to ECS  
.327-12.5-17X or Vishay XT26T, load capaci-  
tance 12.5pF  
XTAL  
XIN  
XOUT  
32.768  
kHz  
Load capacitor for crystal (depends on crystal  
specs and board parasitics).  
Load capacitor for crystal (depends on  
crystal specs and board parasitics).  
CXS †  
CXL †  
XIN  
AGND  
AGND  
pF  
pF  
27±10%  
27±10%  
XOUT  
Depending on trace capacitance, higher or lower values for CXS and CXL must be used. Capacitance from XIN to GNDD  
and XOUT to GNDD (combining pin, trace and crystal capacitance) should be 30pF to 42pF.  
RECOMMENDED OPERATING CONDITIONS  
PARAMETER  
CONDITION  
Normal Operation  
Battery Backup  
MIN  
3.0  
0
TYP  
3.3  
MAX  
3.6  
3.6  
UNIT  
V
V
3.3V Supply Voltage (V3P3SYS, V3P3A)  
V3P3A and V3P3SYS must be at the  
same voltage  
No Battery  
Externally Connect to V3P3SYS  
Battery Backup  
BRN and LCD modes  
SLEEP mode  
VBAT  
3.0  
2.0  
-40  
3.8  
3.8  
+85  
V
V
ºC  
Operating Temperature  
Maximum input voltage on DIO/SEG pins  
configured as DIO input. *  
MISSION mode  
BROWNOUT mode  
LCD mode  
V3P3SYS+0.3  
VBAT+0.3  
VBAT+0.3  
V
V
V
*Exceeding this limit will distort the LCD waveforms on other pins.  
Page: 84 of 97  
© 2005-2008 TERIDIAN Semiconductor Corporation  
V1.0  
 
 复制成功!