71M6513/71M6513H
3-Phase Energy Meter IC
A Maxim Integrated Products Brand
DATA SHEET
SEPTEMBER 2011
Refreshing the WD Timer: The watchdog timer must be refreshed regularly to prevent the reset request signal from
becoming active. This requirement imposes an obligation on the programmer to issue two instructions. The first instruction
sets WDT and the second instruction sets SWDT. The maximum delay allowed between setting WDT and SWDT is 12 clock
cycles. If this period has expired and SWDT has not been set, WDT is automatically reset, otherwise the watchdog timer is
reloaded with the content of the WDTREL register and WDT is automatically reset. Since the WDT requires exact timing,
firmware needs to be designed with special care in order to avoid unwanted WDT resets. Teridian strongly discourages the
use of the software WDT.
Special Function Registers for the WD Timer
Interrupt Enable 0 Register (IEN0):
MSB
EAL
LSB
EX0
WDT
ET2
ES0
ET1
EX1
ET0
Table 25: The IEN0 Register (see also Table 32)
Bit
Symbol
WDT
Function
Watchdog timer refresh flag.
IEN0.6
Set to initiate a refresh of the watchdog timer. Must be set directly before SWDT is
set to prevent an unintentional refresh of the watchdog timer. WDT is reset by
hardware 12 clock cycles after it has been set.
Table 26: The IEN0 Bit Functions (see also Table 32)
Note: The remaining bits in the IEN0 register are not used for watchdog control
Interrupt Enable 1 Register (IEN1):
MSB
EXEN2
LSB
SWDT
EX6
EX5
EX4
EX3
EX2
Table 27: The IEN1 Register (see also Tables 30/31)
Bit
Symbol
SWDT
Function
Watchdog timer start/refresh flag.
IEN1.6
Set to activate/refresh the watchdog timer. When directly set after setting WDT, a
watchdog timer refresh is performed. Bit SWDT is reset by the hardware 12 clock
cycles after it has been set.
Table 28: The IEN1 Bit Functions (see also Tables 30/31)
Note: The remaining bits in the IEN1 register are not used for watchdog control
© 2005-2011 Teridian Semiconductor Corporation
Page: 29 of 104
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
