欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2430F32RTC 参数 Datasheet PDF下载

CC2430F32RTC图片预览
型号: CC2430F32RTC
PDF下载: 下载PDF文件 查看货源
内容描述: 真正的系统级芯片解决方案的2.4 GHz IEEE 802.15.4 / ZigBee的 [A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee]
分类和应用: 电信集成电路
文件页数/大小: 212 页 / 1862 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2430F32RTC的Datasheet PDF文件第176页浏览型号CC2430F32RTC的Datasheet PDF文件第177页浏览型号CC2430F32RTC的Datasheet PDF文件第178页浏览型号CC2430F32RTC的Datasheet PDF文件第179页浏览型号CC2430F32RTC的Datasheet PDF文件第181页浏览型号CC2430F32RTC的Datasheet PDF文件第182页浏览型号CC2430F32RTC的Datasheet PDF文件第183页浏览型号CC2430F32RTC的Datasheet PDF文件第184页  
CC2430  
Radio  
: CSMA/CA Strobe Processor  
Table 47: CSMA/CA strobe processor instruction details  
NMONIC OPCODE  
Function  
Operation  
Description  
DECZ  
DECY  
INCY  
0xBF  
0xBE  
0xBD  
Z := Z - 1  
Y := Y - 1  
Y := Y + 1  
Decrement Z  
Decrement Y  
Increment Y  
The Z register is decremented by 1. Original values of 0x00 will underflow to 0x0FF.  
The Y register is decremented by 1. Original values of 0x00 will underflow to 0x0FF.  
The Y register is incremented by 1. An original value of 0x0FFwill overflow to 0x00.  
The Y register is incremented by 1 if the result is less than M otherwise Y register is  
loaded with value M. An original value of Y equal 0x0FFwill result in the value M.  
INCMAXY  
0xB0|M12  
Y := min(Y+1, M)  
Increment Y !> M  
The [Y] LSB bits of X register are loaded with random value. Note that if two RANDXY  
instructions are issued immediately after each other the same random value will be  
used in both cases. If Y equals 0 or if Y is greater than 8, then 8 LSB bits are loaded.  
X[Y-1:0] := RNG_DOUT[Y-1:0],  
RANDXY  
INT  
0xBC  
0xB9  
Load random data into X  
Interrupt  
X[7:Y]  
:= 0  
IRQ_CSP_INT = 1  
The interrupt IRQ_CSP_INT is asserted when this instruction is executed.  
X := X-1 when MAC timer overflow true  
PC := PC while number of MAC timer  
compare true < X  
PC := PC + 1 when number of MAC timer  
compare true = X  
Wait until MAC Timer overflows the numbers of times equal to register X. The contents  
of register X is decremented each time a MAC Timer overflow is detected. Program  
execution continues with the next instruction and the interrupt flag IRQ_CSP_WT is  
asserted when the wait condition is true. If register X is zero when this instruction  
starts executing, there is no wait.  
Wait for X MAC Timer  
overflows  
WAITX  
0xBB  
PC := PC while number of MAC timer  
compare true < W  
PC := PC + 1 when number of MAC timer  
compare true = W  
Wait until MAC Timer overflows number of times equal to value W. If W=0 the  
instruction will wait for 32 overflows. Program execution continues with the next  
instruction and the interrupt flag IRQ_CSP_WT is asserted when the wait condition is  
true.  
Wait for W MAC Timer  
overflows  
WAIT W  
0x80|W12  
PC := PC while MAC timer compare false  
PC := PC + 1 when MAC timer compare  
true  
Wait MAC Timer value is greater than or equal to the compare value in T2CMP.  
Program execution continues with the next instruction when the wait condition is true.  
WEVENT  
LABEL  
0xB8  
0xBA  
Wait until MAC Timer compare  
Set loop label  
Sets next instruction as start of loop. If the current instruction is the last instruction in  
the instruction memory then the current PC is set as start of loop. Only one level of  
loops is supported.  
LABEL:= PC+1  
PC := LABEL when  
(C xor N) true  
PC := PC + 1 when  
(C xor N) false or LABEL not set  
If condition C is true then jump to instruction defined by last LABEL instruction, i.e.  
jump to start of loop. If the condition is false or if a LABEL instruction has not been  
executed, then execution will continue from next instruction. The condition C may be  
negated by setting N=1 and is described in Table 48.  
RPT C  
0xA0|N|C12  
Conditional repeat  
PC := PC + S + 1 when (C xor N) true  
else  
PC := PC + 1  
If condition C is true then skip S instructions. The condition C may be negated (N=1)  
and is described in Table 48 (note same conditions as RPT C instruction). Setting S=0,  
will cause a wait at current instruction until (C xor N) = true  
SKIP S,C  
0x00|S|N|C12  
Conditional skip instruction  
12 Refer to Table 46 for OPCODE  
CC2430 Data Sheet (rev. 2.1) SWRS036F  
Page 180 of 211  
 
 复制成功!