Power Good Outputs
V
PWRGD-x(hi)
V
PWRGD-x(lo)
I
PWRGD-x(lk)
(Referenced to V
EE
pin)
Power Good Pin Breakdown Voltage
Power Good Pin Output Low Voltage
Maximum Leakage Current
90
0.5
<1.0
0.8
10
V
V
µA
PWRGD-x = HI Z
I
PWRGD
= 1mA, PWRGD-x = LOW
V
PWRGD
= 90V, PWRGD-x = HI Z
Dynamic Characteristics
t
GATEHLOV
t
GATEHLUV
OV Comparator Transition
UV Comparator Transition
500
500
ns
ns
Note 1: This timing depends on the threshold voltage of the external N-Channel MOSFET. The higher its threshold is, the longer this timing.
Note 2: This voltage depends on the characteristics of the external N-Channel MOSFET. V
to
= 3V for an IRF530.
*IRF530 is a registered trademark of International Rectifier.
Pinout
PWRGD-D (HV302)
________
PWRGD-D (HV312)
PWRGD-C (HV302)
________
PWRGD-C (HV312)
PWRGD-B (HV302)
________
PWRGD-B (HV312)
PWRGD-A (HV302)
________
PWRGD-A (HV312)
OV
Pin Description
PWRGD-D –
This Power Good Output Pin is held inactive on initial
power application and goes active a programmed time delay after
PWRGD-C goes active.
PWRGD-C –
This Power Good Output Pin is held inactive on initial
power application and goes active a programmed time delay after
PWRGD-B goes active.
PWRGD-B –
This Power Good Output Pin is held inactive on initial
power application and goes active a programmed time delay after
PWRGD-A goes active.
PWRGD-A –
This Power Good Output Pin is held inactive on initial
power application and goes active when the external MOSFET is
fully turned on.
OV –
This Over Voltage (OV) sense pin, when raised above its
high threshold will immediately cause the GATE pin to be pulled
low. The GATE pin will remain low until the voltage on this pin falls
below the low threshold limit, initiating a new start-up cycle.
UV
– This Under Voltage (UV) sense pin, when below its low
threshold limit will immediately cause the GATE pin to be pulled
low. The GATE pin will remain low until the voltage on this pin
rises above the high threshold limit, initiating a new start-up cycle.
V
EE
– This pin is the negative terminal of the power supply input to
the circuit.
1
14
VDD
2
13
TD
3
12
TC
4
11
TB
5
10
RAMP
UV
6
9
GATE
VEE
7
8
SENSE
PWRGD Logic
Model
HV302
HV312
Condition
INACTIVE (Not Ready)
ACTIVE (Ready)
INACTIVE (Not Ready)
ACTIVE (Ready)
PWRGD-A/B/C/D
0
V
EE
1
HI Z
1
HI Z
0
V
EE
V
DD
–
This pin is the positive terminal of the power supply input to
the circuit.
TD –
The resistor connected from this pin to V
EE
pin sets the time
delay from PWRGD-C going active to PWRGD-D going active.
TC –
The resistor connected from this pin to V
EE
pin sets the time
delay from PWRGD-B going active to PWRGD-C going active.
TB –
The resistor connected from this pin to V
EE
pin sets the time
delay from PWRGD-A going active to PWRGD-B going active.
RAMP –
This pin provides a current output so that a timing ramp
voltage is generated when a capacitor is connected.
GATE –
This is the Gate Driver Output for the external N-Channel
MOSFET.
SENSE –
The current sense resistor connected from this pin to V
EE
Pin programs the servo control current limit and the circuit breaker
trip limit.
3
Rev. D
04/17/02
Supertex, Inc. 1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 Fax: (408) 222-4895 www.supertex.com
SUPERTEX [ Supertex, Inc ]
