欢迎访问ic37.com |
会员登录 免费注册
发布采购

SMB117 参数 Datasheet PDF下载

SMB117图片预览
型号: SMB117
PDF下载: 下载PDF文件 查看货源
内容描述: 大功率,四通道可编程直流 - 直流系统电源管理器 [High-power, Four-channel Programmable DC-DC System Power Managers]
分类和应用:
文件页数/大小: 32 页 / 713 K
品牌: SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
 浏览型号SMB117的Datasheet PDF文件第8页浏览型号SMB117的Datasheet PDF文件第9页浏览型号SMB117的Datasheet PDF文件第10页浏览型号SMB117的Datasheet PDF文件第11页浏览型号SMB117的Datasheet PDF文件第13页浏览型号SMB117的Datasheet PDF文件第14页浏览型号SMB117的Datasheet PDF文件第15页浏览型号SMB117的Datasheet PDF文件第16页  
SMB113A/B/SMB117/A  
Preliminary Information  
AC OPERATING CHARACTERISTICS  
(Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) Note 4  
Symbol  
Description  
Conditions  
Min  
Typ  
1.5  
Max  
Unit  
12.5  
25  
Programmable power-On Programmable  
power-on  
sequence  
tPPTO  
ms  
sequence timeout period. position to sequence position delay.  
50  
1.5  
12.5  
25  
Programmable power-off  
Programmable power-off sequence  
tDPOFF  
ms  
sequence timeout period. position to sequence position delay.  
50  
OFF  
50  
100  
200  
0
Time between active enable in which  
corresponding outputs must exceed there  
Programmable sequence  
programmed under voltage threshold. If  
termination period  
tPST  
ms  
µs  
exceeded, a force shutdown will be  
initiated.  
Period for which fault must persist before  
Programmable glitch filter  
tPGF  
fault triggered actions are taken.  
8
25  
50  
Applicable when HEALTHY pin is used as  
an nRESET output pin. Programmable  
Reset timeout period  
tRESET  
ms  
time following assertion of last supply  
100  
200  
400  
200  
100  
67  
before nRESET pin is released high.  
Programmable slew rate  
reference  
Adjustable slew rate factor proportional to  
output slew rate.  
SRREF  
V/s  
50  
33  
25  
20  
Channels 0 to 3  
tRL  
tFL  
tRL  
tFL  
LS Driver output rise time CG=100pF, VBATT=4.2V  
4.2  
4.2  
2.9  
2.9  
30  
ns  
ns  
ns  
ns  
LS Driver output fall time  
CG=100pF, VBATT=4.2V  
HS Driver output rise time CG=100pF, VBATT=4.2V  
HS Driver output fall time  
CG=100pF, VBATT=4.2V  
High to low transition on HSDRV  
Low to high transition on buck HSDRV  
tDT  
Driver non-overlap delay  
ns  
60  
Note 4: Timing specifications are 20% shorter for the SMB113B device and 60% longer for SMB117A.  
Summit Microelectronics, Inc  
2111 2.4 6/24/2008  
12