STM8S003F3 STM8S003K3
Pinouts and pin descriptions
Table 5. STM8S003K3 descriptions (continued)
Input
Output
Alternate
Default
function
Pin name
alternate
after remap
function
[option bit]
Resonator/
crystal out
3
PA2/OSCOUT
I/O
X
X
X
-
O1
X
X
Port A2
-
4
5
6
VSS
S
S
S
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Digital ground
-
-
-
VCAP
VDD
1.8 V regulator capacitor
Digital power supply
SPI master/
slave select
[AFR1]
PA3/TIM2_CH3
[SPI_NSS]
Timer 2
7
I/O
X
X
X
HS O3
X
X Port A3
channel 3
8
9
PF4
PB7
I/O
I/O
I/O
I/O
I/O
X
X
X
X
X
X
X
X
-
-
-
-
-
-
-
-
O1
O1
O1
X
X
X
X Port F4
X Port B7
X Port B6
-
-
-
-
-
-
-
-
10 PB6
-
11 PB5/I2C_SDA
12 PB4/I2C_SCL
X
X
O1 T(3)
O1 T(3)
-
Port B5 I2C data
Port B4 I2C clock
-
X
Analog
Port B3 input 3/Timer 1
external trigger
PB3/AIN3
13
I/O
I/O
X
X
X
X
X
X
HS O3
HS O3
X
X
X
X
-
-
[TIM1_ETR]
Analog
input 2/Timer 1
- inverted
PB2/AIN2
14
Port B2
[TIM1_CH3N]
channel 3
Analog
PB1/AIN1
15
input 1/Timer 1
Port B1
I/O
I/O
X
X
X
X
X
X
HS O3
HS O3
X
X
X
X
-
-
[TIM1_CH2N]
- inverted
channel 2
Analog
PB0/AIN0
16
input 0/Timer 1
Port B0
[TIM1_CH1N]
- inverted
channel 1
SPI
Port E5 master/slave
select
17 PE5/SPI_NSS
I/O
I/O
X
X
X
X
X
X
HS O3
HS O3
X
X
X
X
-
-
Timer 1 -
Port C1 channel 1
UART1 clock
PC1/TIM1_CH1/
18
UART1_CK
Timer 1-
Port C2
19 PC2/TIM1_CH2
20 PC3/TIM1_CH3
I/O
I/O
X
X
X
X
X
X
HS O3
HS O3
X
X
X
X
-
-
channel 2
Timer 1 -
Port C3
channel 3
DocID018576 Rev 5
23/103
29