欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103RET6TR 参数 Datasheet PDF下载

STM32F103RET6TR图片预览
型号: STM32F103RET6TR
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度高性能线的基于ARM的32位MCU,具有256至512KB闪存, USB , CAN ,11个定时器, 3的ADC ,13个通信接口 [High-density performance line ARM-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 123 页 / 1691 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103RET6TR的Datasheet PDF文件第37页浏览型号STM32F103RET6TR的Datasheet PDF文件第38页浏览型号STM32F103RET6TR的Datasheet PDF文件第39页浏览型号STM32F103RET6TR的Datasheet PDF文件第40页浏览型号STM32F103RET6TR的Datasheet PDF文件第42页浏览型号STM32F103RET6TR的Datasheet PDF文件第43页浏览型号STM32F103RET6TR的Datasheet PDF文件第44页浏览型号STM32F103RET6TR的Datasheet PDF文件第45页  
STM32F103xC, STM32F103xD, STM32F103xE  
Electrical characteristics  
5.2  
Absolute maximum ratings  
Stresses above the absolute maximum ratings listed in Table 7: Voltage characteristics,  
Table 8: Current characteristics, and Table 9: Thermal characteristics may cause permanent  
damage to the device. These are stress ratings only and functional operation of the device  
at these conditions is not implied. Exposure to maximum rating conditions for extended  
periods may affect device reliability.  
Table 7.  
Symbol  
Voltage characteristics  
Ratings  
External main supply voltage (including VDDA  
Min  
Max  
Unit  
VDD–VSS  
–0.3  
4.0  
(1)  
and VDD  
)
V
Input voltage on five volt tolerant pin(2)  
Input voltage on any other pin(2)  
VSS 0.3  
VSS 0.3  
+5.5  
VDD+0.3  
50  
VIN  
|VDDx  
|
Variations between different VDD power pins  
Variations between all the different ground pins  
mV  
|VSSX VSS  
|
50  
see Section 5.3.12:  
Absolute maximum ratings  
(electrical sensitivity)  
Electrostatic discharge voltage (human body  
model)  
VESD(HBM)  
1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power  
supply, in the permitted range.  
2. IINJ(PIN) must never be exceeded (see Table 8: Current characteristics). This is implicitly insured if VIN  
maximum is respected. If VIN maximum cannot be respected, the injection current must be limited  
externally to the IINJ(PIN) value. A positive injection is induced by VIN > VINmax while a negative injection is  
induced by VIN < VSS  
.
Table 8.  
Symbol  
IVDD  
IVSS  
Current characteristics  
Ratings  
Max.  
Unit  
Total current into VDD/VDDA power lines (source)(1)  
Total current out of VSS ground lines (sink)(1)  
Output current sunk by any I/O and control pin  
Output current source by any I/Os and control pin  
Injected current on NRST pin  
150  
150  
25  
25  
5
IIO  
mA  
(2)(3)  
IINJ(PIN)  
Injected current on HSE OSC_IN and LSE OSC_IN pins  
Injected current on any other pin(4)  
5
5
Total injected current (sum of all I/O and control pins)(4)  
25  
(2)  
IINJ(PIN)  
1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power  
supply, in the permitted range.  
2. IINJ(PIN) must never be exceeded. This is implicitly insured if VIN maximum is respected. If VIN maximum  
cannot be respected, the injection current must be limited externally to the IINJ(PIN) value. A positive  
injection is induced by VIN > VDD while a negative injection is induced by VIN < VSS  
.
3. Negative injection disturbs the analog performance of the device. See note in Section 5.3.18: 12-bit ADC  
characteristics.  
4. When several inputs are submitted to a current injection, the maximum IINJ(PIN) is the absolute sum of the  
positive and negative injected currents (instantaneous values). These results are based on  
characterization with IINJ(PIN) maximum current injection on four I/O port pins of the device.  
Doc ID 14611 Rev 7  
41/123