欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103RCH6XXX 参数 Datasheet PDF下载

STM32F103RCH6XXX图片预览
型号: STM32F103RCH6XXX
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度高性能线的基于ARM的32位MCU,具有256至512KB闪存, USB , CAN ,11个定时器, 3的ADC ,13个通信接口 [High-density performance line ARM-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces]
分类和应用: 闪存微控制器和处理器外围集成电路通信时钟
文件页数/大小: 123 页 / 1691 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM32F103RCH6XXX的Datasheet PDF文件第13页浏览型号STM32F103RCH6XXX的Datasheet PDF文件第14页浏览型号STM32F103RCH6XXX的Datasheet PDF文件第15页浏览型号STM32F103RCH6XXX的Datasheet PDF文件第16页浏览型号STM32F103RCH6XXX的Datasheet PDF文件第18页浏览型号STM32F103RCH6XXX的Datasheet PDF文件第19页浏览型号STM32F103RCH6XXX的Datasheet PDF文件第20页浏览型号STM32F103RCH6XXX的Datasheet PDF文件第21页  
STM32F103xC, STM32F103xD, STM32F103xE
Description
2.3.10
Boot modes
At startup, boot pins are used to select one of three boot options:
Boot from User Flash
Boot from System Memory
Boot from embedded SRAM
The boot loader is located in System Memory. It is used to reprogram the Flash memory by
using USART1.
2.3.11
Power supply schemes
V
DD
= 2.0 to 3.6 V: external power supply for I/Os and the internal regulator.
Provided externally through V
DD
pins.
V
SSA
, V
DDA
= 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs
and PLL (minimum voltage to be applied to V
DDA
is 2.4 V when the ADC is used). V
DDA
and V
SSA
must be connected to V
DD
and V
SS
, respectively.
V
BAT
= 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup
registers (through power switch) when V
DD
is not present.
For more details on how to connect power pins, refer to
2.3.12
Power supply supervisor
The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is
always active, and ensures proper operation starting from/down to 2 V. The device remains
in reset mode when V
DD
is below a specified threshold, V
POR/PDR
, without the need for an
external reset circuit.
The device features an embedded programmable voltage detector (PVD) that monitors the
V
DD
/V
DDA
power supply and compares it to the V
PVD
threshold. An interrupt can be
generated when V
DD
/V
DDA
drops below the V
PVD
threshold and/or when V
DD
/V
DDA
is higher
than the V
PVD
threshold. The interrupt service routine can then generate a warning
message and/or put the MCU into a safe state. The PVD is enabled by software. Refer to
for the values of
V
POR/PDR
and V
PVD
.
2.3.13
Voltage regulator
The regulator has three operation modes: main (MR), low power (LPR) and power down.
MR is used in the nominal regulation mode (Run)
LPR is used in the Stop modes.
Power down is used in Standby mode: the regulator output is in high impedance: the
kernel circuitry is powered down, inducing zero consumption (but the contents of the
registers and SRAM are lost)
This regulator is always enabled after reset. It is disabled in Standby mode.
Doc ID 14611 Rev 7
17/123