欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103R4T6AXXX 参数 Datasheet PDF下载

STM32F103R4T6AXXX图片预览
型号: STM32F103R4T6AXXX
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ARM的低密度高性能线的32位MCU,具有16或32 KB闪存, USB , CAN ,6个定时器, 2的ADC ,6个通信接口 [Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 80 页 / 1067 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第48页浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第49页浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第50页浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第51页浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第53页浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第54页浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第55页浏览型号STM32F103R4T6AXXX的Datasheet PDF文件第56页  
Electrical characteristics
STM32F103x4, STM32F103x6
5.3.12
I/O port characteristics
General input/output characteristics
Unless otherwise specified, the parameters given in
Table 34
are derived from tests
performed under the conditions summarized in
Table 9.
All I/Os are CMOS and TTL
compliant.
Table 34.
Symbol
V
IL
V
IH
V
IL
V
IH
I/O static characteristics
Parameter
Input low level voltage
Standard IO input high level
voltage
IO FT
(1)
input high level voltage
Input low level voltage
CMOS ports
Input high level voltage
Standard IO Schmitt trigger
voltage hysteresis
(2)
0.65 V
DD
200
5% V
DD(3)
V
SS
V
IN
V
DD
Standard I/Os
V
IN
= 5 V
I/O FT
Weak pull-up equivalent
resistor
(5)
Weak pull-down equivalent
resistor
(5)
I/O pin capacitance
V
IN
�½
V
SS
V
IN
�½
V
DD
30
30
40
40
5
1
µA
3
50
50
k
k
pF
TTL ports
Conditions
Min
–0.5
2
2
–0.5
Typ
Max
0.8
V
V
DD
+0.5
5.5V
0.35 V
DD
V
DD
+0.5
mV
mV
V
Unit
V
hys
IO FT Schmitt trigger voltage
hysteresis
(2)
I
lkg
Input leakage current
(4)
R
PU
R
PD
C
IO
1. FT = Five-volt tolerant.
2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in
production.
3. With a minimum of 100 mV.
4. Leakage could be higher than max. if negative current is injected on adjacent pins.
5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable
PMOS/NMOS. This MOS/NMOS contribution
to the series resistance is minimum
(~10% order)
.
All I/Os are CMOS and TTL compliant (no software configuration required), their
characteristics consider the most strict CMOS-technology or TTL parameters:
For V
IH
:
if V
DD
is in the [2.00 V - 3.08 V] range: CMOS characteristics but TTL included
if V
DD
is in the [3.08 V - 3.60 V] range: TTL characteristics but CMOS included
if V
DD
is in the [2.00 V - 2.28 V] range: TTL characteristics but CMOS included
if V
DD
is in the [2.28 V - 3.60 V] range: CMOS characteristics but TTL included
For V
IL
:
52/80
Doc ID 15060 Rev 3