欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F100C8T6BTR 参数 Datasheet PDF下载

STM32F100C8T6BTR图片预览
型号: STM32F100C8T6BTR
PDF下载: 下载PDF文件 查看货源
内容描述: 低和中等密度值线,先进的基于ARM的32位MCU低和中等密度值线,先进的基于ARM的32位MCU [Low & medium-density value line, advanced ARM-based 32-bit MCU Low & medium-density value line, advanced ARM-based 32-bit MCU]
分类和应用:
文件页数/大小: 84 页 / 1148 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F100C8T6BTR的Datasheet PDF文件第75页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第76页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第77页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第78页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第80页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第81页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第82页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第83页  
STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB  
Package characteristics  
6.2  
Thermal characteristics  
The maximum chip junction temperature (T max) must never exceed the values given in  
J
Table 8: General operating conditions on page 34.  
The maximum chip-junction temperature, T max, in degrees Celsius, may be calculated  
J
using the following equation:  
T max = T max + (P max x )  
J
A
D
JA  
Where:  
T max is the maximum ambient temperature in C,  
A
is the package junction-to-ambient thermal resistance, in C/W,  
JA  
P max is the sum of P  
max and P max (P max = P  
max + P max),  
INT I/O  
D
INT  
I/O  
D
P
max is the product of I and V , expressed in Watts. This is the maximum chip  
DD DD  
INT  
internal power.  
P
max represents the maximum power dissipation on output pins where:  
I/O  
P
max = (V × I ) + ((V – V ) × I ),  
OL OL DD OH OH  
I/O  
taking into account the actual V / I and V / I of the I/Os at low and high level in the  
OL OL  
OH OH  
application.  
Table 51. Package thermal characteristics  
Symbol  
Parameter  
Value  
Unit  
Thermal resistance junction-ambient  
LQFP 100 - 14 × 14 mm / 0.5 mm pitch  
46  
Thermal resistance junction-ambient  
LQFP 64 - 10 × 10 mm / 0.5 mm pitch  
45  
65  
55  
JA  
°C/W  
Thermal resistance junction-ambient  
TFBGA64 - 5 × 5 mm / 0.5 mm pitch  
Thermal resistance junction-ambient  
LQFP 48 - 7 × 7 mm / 0.5 mm pitch  
6.2.1  
Reference document  
JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural  
Convection (Still Air). Available from www.jedec.org.  
Doc ID 16455 Rev 2  
79/84  
 复制成功!