欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F107VCT6TR 参数 Datasheet PDF下载

STM32F107VCT6TR图片预览
型号: STM32F107VCT6TR
PDF下载: 下载PDF文件 查看货源
内容描述: [Mainstream Connectivity line, ARM Cortex-M3 MCU with 256 Kbytes Flash, 72 MHz CPU, Ethernet MAC, CAN and USB 2.0 OTG]
分类和应用: 闪存
文件页数/大小: 103 页 / 1881 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F107VCT6TR的Datasheet PDF文件第69页浏览型号STM32F107VCT6TR的Datasheet PDF文件第70页浏览型号STM32F107VCT6TR的Datasheet PDF文件第71页浏览型号STM32F107VCT6TR的Datasheet PDF文件第72页浏览型号STM32F107VCT6TR的Datasheet PDF文件第74页浏览型号STM32F107VCT6TR的Datasheet PDF文件第75页浏览型号STM32F107VCT6TR的Datasheet PDF文件第76页浏览型号STM32F107VCT6TR的Datasheet PDF文件第77页  
STM32F105xx, STM32F107xx  
Electrical characteristics  
Table 51. Dynamic characteristics: Ethernet MAC signals for MII  
Symbol  
Rating  
Min  
Typ  
Max  
Unit  
tsu(RXD)  
tih(RXD)  
tsu(DV)  
tih(DV)  
Receive data setup time  
Receive data hold time  
Data valid setup time  
Data valid hold time  
10  
10  
10  
10  
10  
10  
14  
13  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tsu(ER)  
tih(ER)  
td(TXEN)  
td(TXD)  
Error setup time  
Error hold time  
Transmit enable valid delay time  
Transmit data valid delay time  
16  
16  
18  
20  
CAN (controller area network) interface  
Refer to Section 5.3.12: I/O current injection characteristics for more details on the  
input/output alternate function characteristics (CANTX and CANRX).  
5.3.17  
12-bit ADC characteristics  
Unless otherwise specified, the parameters given in Table 52 are derived from tests  
performed under the ambient temperature, f  
frequency and V  
supply voltage  
PCLK2  
DDA  
conditions summarized in Table 9.  
Note:  
It is recommended to perform a calibration after each power-up.  
Table 52. ADC characteristics  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
VDDA Power supply  
2.4  
2.4  
3.6  
VDDA  
220(1)  
14  
V
V
VREF+ Positive reference voltage  
IVREF Current on the VREF input pin  
160(1)  
µA  
fADC ADC clock frequency  
0.6  
MHz  
MHz  
kHz  
1/fADC  
(2)  
fS  
Sampling rate  
0.05  
1
fADC = 14 MHz  
823  
17  
(2)  
fTRIG  
External trigger frequency  
0 (VSSA or VREF-  
tied to ground)  
VAIN  
Conversion voltage range(3)  
External input impedance  
VREF+  
50  
V
See Equation 1 and  
Table 53 for details  
(2)  
RAIN  
kΩ  
(2)  
(2)  
RADC  
CADC  
Sampling switch resistance  
1
8
kΩ  
pF  
Internal sample and hold capacitor  
fADC = 14 MHz  
5.9  
83  
µs  
(2)  
tCAL  
Calibration time  
1/fADC  
Doc ID 15274 Rev 6  
73/104