欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103RC 参数 Datasheet PDF下载

STM32F103RC图片预览
型号: STM32F103RC
PDF下载: 下载PDF文件 查看货源
内容描述: 基于ARM的高性能线的32位MCU,具有高达512 KB的闪存, USB , CAN ,11个定时器,3个ADC和13通信接口 [Performance line, ARM-based 32-bit MCU with up to 512 KB Flash, USB, CAN, 11 timers, 3 ADCs and 13 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 118 页 / 1231 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103RC的Datasheet PDF文件第37页浏览型号STM32F103RC的Datasheet PDF文件第38页浏览型号STM32F103RC的Datasheet PDF文件第39页浏览型号STM32F103RC的Datasheet PDF文件第40页浏览型号STM32F103RC的Datasheet PDF文件第42页浏览型号STM32F103RC的Datasheet PDF文件第43页浏览型号STM32F103RC的Datasheet PDF文件第44页浏览型号STM32F103RC的Datasheet PDF文件第45页  
STM32F103xC, STM32F103xD, STM32F103xE  
Electrical characteristics  
Table 13. Maximum current consumption in Run mode, code with data processing  
running from Flash  
Max(1)  
Symbol  
Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C TA = 105 °C  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
69  
50  
70  
50.5  
39.5  
28  
External clock(2), all  
peripherals enabled  
39  
27  
20  
20.5  
11.5  
37.5  
28.5  
22.5  
17  
11  
Supplycurrent in  
Run mode  
IDD  
mA  
72 MHz  
48 MHz  
36 MHz  
24 MHz  
16 MHz  
8 MHz  
37  
28  
External clock(2), all  
peripherals disabled  
22  
16.5  
12.5  
8
13  
8
1. Data based on characterization results, not tested in production.  
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz; external clock is 9 MHz for fHCLK = 36 MHz.  
Table 14. Maximum current consumption in Run mode, code with data processing  
running from RAM  
Max  
Symbol  
Parameter  
Conditions  
fHCLK  
Unit  
TA = 85 °C TA = 105 °C  
72 MHz(2)  
48 MHz(3)  
36 MHz(3)  
24 MHz(3)  
16 MHz(3)  
8 MHz(3)  
72 MHz  
66  
43.5  
33  
23  
16  
9
67  
45.5  
35  
External clock(1), all  
peripherals enabled  
24.5  
18  
10.5  
33.5  
23.5  
18.5  
13.5  
10.5  
6.5  
Supply current  
in Run mode  
IDD  
mA  
33  
23  
18  
13  
10  
6
48 MHz  
External clock(1), all  
peripherals  
36 MHz  
disabled(3)  
24 MHz  
16 MHz  
8 MHz  
1. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz; external clock is 9 MHz for fHCLK = 36 MHz.  
2. Data based on characterization results, tested in production at VDD max, fHCLK max. and TA max, and code  
executed from RAM.  
3. Based on characterization, not tested in production.  
41/118