欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103R4H7XXXTR 参数 Datasheet PDF下载

STM32F103R4H7XXXTR图片预览
型号: STM32F103R4H7XXXTR
PDF下载: 下载PDF文件 查看货源
内容描述: [IC,MICROCONTROLLER,32-BIT,CMOS,BGA,64PIN,PLASTIC]
分类和应用: 时钟微控制器外围集成电路
文件页数/大小: 87 页 / 1237 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第29页浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第30页浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第31页浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第32页浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第34页浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第35页浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第36页浏览型号STM32F103R4H7XXXTR的Datasheet PDF文件第37页  
STM32F103x4, STM32F103x6  
Electrical characteristics  
Table 9.  
Symbol  
General operating conditions (continued)  
Parameter  
Conditions  
TFBGA64  
Min  
Max  
Unit  
308  
444  
363  
1000  
85  
Power dissipation at TA = 85 °C  
for suffix 6 or TA = 105 °C for  
suffix 7(3)  
LQFP64  
PD  
mW  
LQFP48  
VFQFPN36  
Maximum power dissipation  
Low power dissipation(4)  
Maximum power dissipation  
Low power dissipation(4)  
6 suffix version  
–40  
–40  
–40  
–40  
–40  
–40  
Ambient temperature for 6  
suffix version  
°C  
°C  
°C  
105  
105  
125  
105  
125  
TA  
TJ  
Ambient temperature for 7  
suffix version  
Junction temperature range  
7 suffix version  
1. When the ADC is used, refer to Table 46: ADC characteristics.  
2. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV  
between VDD and VDDA can be tolerated during power-up and operation.  
3. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Table 6.2: Thermal  
characteristics on page 81).  
4. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see  
Table 6.2: Thermal characteristics on page 81).  
5.3.2  
5.3.3  
Operating conditions at power-up / power-down  
Subject to general operating conditions for T .  
A
Table 10. Operating conditions at power-up / power-down  
Symbol  
Parameter  
Conditions  
Min  
Max  
Unit  
VDD rise time rate  
VDD fall time rate  
0
tVDD  
µs/V  
20  
Embedded reset and power control block characteristics  
The parameters given in Table 11 are derived from tests performed under ambient  
temperature and V supply voltage conditions summarized in Table 9.  
DD  
Doc ID 15060 Rev 5  
33/87  
 
 
 复制成功!