欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103CBT6 参数 Datasheet PDF下载

STM32F103CBT6图片预览
型号: STM32F103CBT6
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟,复位和电源管理 [Clock, reset and supply management]
分类和应用: 时钟
文件页数/大小: 102 页 / 1492 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103CBT6的Datasheet PDF文件第35页浏览型号STM32F103CBT6的Datasheet PDF文件第36页浏览型号STM32F103CBT6的Datasheet PDF文件第37页浏览型号STM32F103CBT6的Datasheet PDF文件第38页浏览型号STM32F103CBT6的Datasheet PDF文件第40页浏览型号STM32F103CBT6的Datasheet PDF文件第41页浏览型号STM32F103CBT6的Datasheet PDF文件第42页浏览型号STM32F103CBT6的Datasheet PDF文件第43页  
STM32F103x8, STM32F103xB  
Electrical characteristics  
Table 9.  
Symbol  
General operating conditions (continued)  
Parameter  
Conditions  
LFBGA100  
Min  
Max  
Unit  
454  
434  
339  
308  
444  
363  
1000  
85  
LQFP100  
UFBGA100  
Power dissipation at TA = 85 °C  
for suffix 6 or TA = 105 °C for  
suffix 7(3)  
PD  
TFBGA64  
mW  
LQFP64  
LQFP48  
VFQFPN36  
Maximum power dissipation  
Low power dissipation(4)  
Maximum power dissipation  
Low power dissipation(4)  
6 suffix version  
7 suffix version  
–40  
–40  
–40  
–40  
–40  
–40  
Ambient temperature for 6  
suffix version  
°C  
°C  
°C  
105  
105  
125  
105  
125  
TA  
TJ  
Ambient temperature for 7  
suffix version  
Junction temperature range  
1. When the ADC is used, refer to Table 46: ADC characteristics.  
2. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV  
between VDD and VDDA can be tolerated during power-up and operation.  
3. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Table 6.2: Thermal  
characteristics on page 91).  
4. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see  
Table 6.2: Thermal characteristics on page 91).  
5.3.2  
5.3.3  
Operating conditions at power-up / power-down  
Subject to general operating conditions for T .  
A
Table 10. Operating conditions at power-up / power-down  
Symbol  
Parameter  
Conditions  
Min  
Max  
Unit  
VDD rise time rate  
VDD fall time rate  
0
tVDD  
µs/V  
20  
Embedded reset and power control block characteristics  
The parameters given in Table 11 are derived from tests performed under ambient  
temperature and V supply voltage conditions summarized in Table 9.  
DD  
Doc ID 13587 Rev 14  
39/102  
 
 
 复制成功!