欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST40RA150XHA 参数 Datasheet PDF下载

ST40RA150XHA图片预览
型号: ST40RA150XHA
PDF下载: 下载PDF文件 查看货源
内容描述: 32位嵌入式设备的SuperH [32-bit Embedded SuperH Device]
分类和应用:
文件页数/大小: 94 页 / 778 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
  •  
  • ST40RA150XHA
  • 八零友创集团

       该会员已使用本站13年以上

  • 数量-
  • 厂家-
  • 封装-
  • 批号-
  • -
  • 和我即时交谈 和我即时交谈
  • 0755-88917797/23949209 和我即时交谈 和我即时交谈
更多
  •  
  • 供货商
  • 型号*
  • 数量*
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
批量询价选中的记录已选中0条,每次最多15条。
 浏览型号ST40RA150XHA的Datasheet PDF文件第2页浏览型号ST40RA150XHA的Datasheet PDF文件第3页浏览型号ST40RA150XHA的Datasheet PDF文件第4页浏览型号ST40RA150XHA的Datasheet PDF文件第5页浏览型号ST40RA150XHA的Datasheet PDF文件第6页浏览型号ST40RA150XHA的Datasheet PDF文件第7页浏览型号ST40RA150XHA的Datasheet PDF文件第8页浏览型号ST40RA150XHA的Datasheet PDF文件第9页 
ST40RA
32-bit Embedded SuperH Device
DATASHEET
Integer & FP
execution units
JTAG
JTAG
Debug
UDI
SCIF
SCIF
Timer (TMU)
Real-time clock
Interrupt ctrl
SuperHyway
Clock ctrl
Flash
PLLs
PCI I/F 66MHz
ST40 Local Memory I/F
Cbus Bridge/
SuperHyway I/F
5 channel
DMA
controller
2 channel
control
MPX
Coprocessor
EMI
32 data
MMU
I Cache
MMU
D Cache
PIO
interface
Registers
Mailbox
24 data
32 data
PCI Peripherals
64 data
SDRAM
Peripherals
Overview
The ST40RA is the first member of the ST40 family. Based
on the SH-4, SuperH CPU core from SuperH Inc, the
ST40RA is designed to work as a standalone device, or as
part of a two chip solution for application specific systems.
Example applications the ST40RA is designed for include
digital consumer, embedded communications, industrial
and automotive. The high connectivity of the ST40 through
its PCI bus and its dual memory uses makes it a versatile
device, ideal for data-intensive and high performance
applications.
s
Memory protection and VM system support
q
q
64-entry unified TLB, 4-entry instruction TLB
4 Gbytes address space
s
Standard ST40 peripherals
q
q
2 synchronous serial ports with FIFO (SCIF)
Timers and a real-time clock
IO devices
q
q
Mailbox register for interprocessor communication
Additional PIO
System features
s
32-bit SuperH CPU
q
q
q
q
q
Bus interfaces
s
Local memory interface SDRAM & DDR SDRAM
q
64-bit hardware FPU (1.16 GFLOPS)
128-bit vector unit for matrix manipulations
166 MHz, 300 MIPS (DMIPS 1.1)
Up to 664 Mbytes/s CPU bandwidth
Direct mapped, on-chip, ICache (8 Kbytes) and DCache
(16 Kbytes)
Up to 100 MHz (1.6 Gbytes/s peak throughput)
s
PCI interface - 32-bit, 66/33 MHz, 3.3 V
s
Enhanced memory interface (EMI)
q
q
q
q
q
s
High-performance 5-channel DMA engine,
supporting 1D or 2D block moves and linked lists
s
SuperHyway internal interconnect
q
32-bit bus, up to 83 MHz, for attaching peripherals
High-speed, sync mode, burst flash ROM support
SDRAM support
MPX initiator and target interface
Programmable MPX bus arbiter
High throughput, low latency, split transaction packet
router
13 August 2003
ADCS 7260755H
STMicroelectronics
1/94