欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST25C16M6TR 参数 Datasheet PDF下载

ST25C16M6TR图片预览
型号: ST25C16M6TR
PDF下载: 下载PDF文件 查看货源
内容描述: 16千位串行I2C总线的EEPROM与用户定义的块写保护 [16 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection]
分类和应用: 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 17 页 / 129 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号ST25C16M6TR的Datasheet PDF文件第6页浏览型号ST25C16M6TR的Datasheet PDF文件第7页浏览型号ST25C16M6TR的Datasheet PDF文件第8页浏览型号ST25C16M6TR的Datasheet PDF文件第9页浏览型号ST25C16M6TR的Datasheet PDF文件第11页浏览型号ST25C16M6TR的Datasheet PDF文件第12页浏览型号ST25C16M6TR的Datasheet PDF文件第13页浏览型号ST25C16M6TR的Datasheet PDF文件第14页  
ST24/25C16, ST24/25W16
Page Write.
For the Page Write mode, the MODE
pin must be at V
IL
. The Page Write mode allows up
to 16 bytes to be written in a single write cycle,
provided that they are all located in the same ’row’
in the memory: that is the same Block Address bits
(b3, b2, b1 of Device Select code in Table 3) and
the same 4 MSBs in the Byte Address. The master
sends one up to 16 bytes of data, which are each
acknowledged by the memory. After each byte is
transfered, the internal byte address counter (4
Least Significant Bits only) is incremented. The
transfer is terminated by the master generating a
STOP condition. Care must be taken to avoid ad-
dress counter ’roll-over’ which could result in data
being overwritten. Note that for any write mode, the
generation by the master of the STOP condition
starts the internal memory program cycle. All inputs
are disabled until the completion of this cycle and
the memory will not respond to any request.
Minimizing System Delay by Polling On ACK.
During the internal Write cycle, the memory discon-
nects itself from the bus in order to copy the data
from the internal latches to the memory cells. The
maximum value of the Write time (t
W
) is given in the
AC Characteristics table, this timing value may be
reduced by an ACK polling sequence issued by the
master.
The sequence is:
– Initial condition: a Write is in progress (see Fig-
ure 8).
– Step 1: the Master issues a START condition
followed by a Device Select byte (1st byte of
the new instruction).
– Step 2: if the memory is internally writing, no
ACK will be returned. The Master goes back
to Step1. If the memory has terminated the in-
ternal writing, it will issue an ACK indicating
that the memory is ready to receive the sec-
ond part of the instruction (the first byte of this
instruction was already sent during Step 1).
Figure 8. Write Cycle Polling using ACK
WRITE Cycle
in Progress
START Condition
DEVICE SELECT
with RW = 0
NO
First byte of instruction
with RW = 0 already
decoded by ST24xxx
ACK
Returned
YES
NO
Next
Operation is
Addressing the
Memory
YES
ReSTART
Send
Byte Address
STOP
Proceed
WRITE Operation
Proceed
Random Address
READ Operation
AI01099B
10/17