欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P10-AVMN6TP 参数 Datasheet PDF下载

M25P10-AVMN6TP图片预览
型号: M25P10-AVMN6TP
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位,低电压,串行闪存的25 MHz SPI总线接口 [1 Mbit, Low Voltage, Serial Flash Memory With 25 MHz SPI Bus Interface]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 41 页 / 591 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号M25P10-AVMN6TP的Datasheet PDF文件第30页浏览型号M25P10-AVMN6TP的Datasheet PDF文件第31页浏览型号M25P10-AVMN6TP的Datasheet PDF文件第32页浏览型号M25P10-AVMN6TP的Datasheet PDF文件第33页浏览型号M25P10-AVMN6TP的Datasheet PDF文件第35页浏览型号M25P10-AVMN6TP的Datasheet PDF文件第36页浏览型号M25P10-AVMN6TP的Datasheet PDF文件第37页浏览型号M25P10-AVMN6TP的Datasheet PDF文件第38页  
M25P10-A
Table 17. AC Characteristics (50MHz Operation)
50MHz available only in products with Process Technology code X
(5)
Test conditions specified in
and
Symbol
f
C
f
R
t
CH (1)
t
CL (1)
t
CLCH (2)
t
CHCL (2)
t
SLCH
t
CHSL
t
DVCH
t
CHDX
t
CHSH
t
SHCH
t
SHSL
t
SHQZ (2)
t
CLQV
t
CLQX
t
HLCH
t
CHHH
t
HHCH
t
CHHL
t
HHQX (2)
t
HLQZ (2)
t
WHSL (4)
t
SHWL (4)
t
DP (2)
t
RES1 (2)
t
RES2 (2)
t
LZ
t
HZ
t
CSH
t
DIS
t
V
t
HO
t
DSU
t
DH
t
CSS
t
CLH
t
CLL
Alt.
f
C
Parameter
Clock Frequency
(1)
for the following instructions:
FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI,
RDID, RDSR, WRSR
Clock Frequency for READ instructions
Clock High Time
Clock Low Time
Clock Rise Time
3
(peak to peak)
Clock Fall Time
3
(peak to peak)
S Active Setup Time (relative to C)
S Not Active Hold Time (relative to C)
Data In Setup Time
Data In Hold Time
S Active Hold Time (relative to C)
S Not Active Setup Time (relative to C)
S Deselect Time
Output Disable Time
Clock Low to Output Valid
Output Hold Time
HOLD Setup Time (relative to C)
HOLD Hold Time (relative to C)
HOLD Setup Time (relative to C)
HOLD Hold Time (relative to C)
HOLD to Output Low-Z
HOLD to Output High-Z
Write Protect Setup Time
Write Protect Hold Time
S High to Deep Power-down Mode
S High to Standby Mode without Electronic Signature
Read
S High to Standby Mode with Electronic Signature Read
20
100
3
30
30
0
5
5
5
5
8
8
Min.
D.C.
D.C.
9
9
0.1
0.1
5
5
2
5
5
5
100
8
8
Typ.
Max.
50
20
Unit
MHz
MHz
ns
ns
V/ns
V/ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
µs
Note: 1. t
CH
+ t
CL
must be greater than or equal to 1/ f
C
2. Value guaranteed by characterization, not 100% tested in production.
3. Expressed as a slew-rate.
4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
5. Details of how to find the process on the device marking are given in Application Note AN1995.
34/41