欢迎访问ic37.com |
会员登录 免费注册
发布采购

M24C64-WMW1T 参数 Datasheet PDF下载

M24C64-WMW1T图片预览
型号: M24C64-WMW1T
PDF下载: 下载PDF文件 查看货源
内容描述: [8KX8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 0.200 INCH, PLASTIC, SO-8]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟双倍数据速率光电二极管内存集成电路
文件页数/大小: 19 页 / 149 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号M24C64-WMW1T的Datasheet PDF文件第7页浏览型号M24C64-WMW1T的Datasheet PDF文件第8页浏览型号M24C64-WMW1T的Datasheet PDF文件第9页浏览型号M24C64-WMW1T的Datasheet PDF文件第10页浏览型号M24C64-WMW1T的Datasheet PDF文件第12页浏览型号M24C64-WMW1T的Datasheet PDF文件第13页浏览型号M24C64-WMW1T的Datasheet PDF文件第14页浏览型号M24C64-WMW1T的Datasheet PDF文件第15页  
M24C64, M24C32  
Table 9. AC Characteristics  
M24C64 / M24C32  
V
=2.5 to 5.5 V  
CC  
=1.8 to 3.6 V  
V
=4.5 to 5.5 V  
V
CC  
CC  
T =0 to 70°C or  
Symbol  
Alt.  
Parameter  
T =0 to 70°C or T =0 to 70°C or  
A
Unit  
A
A
4
–40 to 85°C  
–40 to 85°C  
–20 to 85°C  
Min  
Max  
300  
300  
300  
300  
Min  
Max  
300  
300  
300  
300  
Min  
Max  
1000  
300  
tR  
tF  
tR  
tF  
Clock Rise Time  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
µs  
µs  
tCH1CH2  
tCL1CL2  
Clock Fall Time  
SDA Rise Time  
SDA Fall Time  
2
20  
20  
20  
20  
20  
20  
1000  
300  
tDH1DH2  
2
tDL1DL2  
1
tSU:STA Clock High to Input Transition  
600  
600  
600  
0
600  
600  
600  
0
4700  
4000  
4000  
0
tCHDX  
tCHCL  
tDLCL  
tCLDX  
tCLCH  
tHIGH  
Clock Pulse Width High  
tHD:STA  
Input Low to Clock Low (START)  
tHD:DAT Clock Low to Input Transition  
tLOW Clock Pulse Width Low  
1.3  
1.3  
4.7  
Input Transition to Clock  
Transition  
tDXCX  
tCHDH  
tDHDL  
tSU:DAT  
100  
600  
1.3  
100  
600  
1.3  
250  
4000  
4.7  
ns  
ns  
µs  
ns  
ns  
tSU:STO Clock High to Input High (STOP)  
Input High to Input Low (Bus  
Free)  
tBUF  
3
tAA  
tDH  
Clock Low to Data Out Valid  
200  
200  
900  
200  
200  
900  
200  
200  
3500  
tCLQV  
Data Out Hold Time After Clock  
Low  
tCLQX  
fC  
fSCL  
tWR  
Clock Frequency  
Write Time  
400  
10  
400  
10  
100  
10  
kHz  
ms  
tW  
Note: 1. For a reSTART condition, or following a write cycle.  
2. Sampled only, not 100% tested.  
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.  
4. This is preliminary data.  
Figure 9. AC Testing Input Output Waveforms  
Table 10. AC Measurement Conditions  
0.8V  
Input Rise and Fall Times  
Input Pulse Voltages  
50 ns  
CC  
0.7V  
0.3V  
CC  
CC  
0.2V to 0.8V  
CC  
CC  
0.2V  
CC  
Input and Output Timing  
Reference Voltages  
0.3V to 0.7V  
CC  
CC  
AI00825  
11/19