欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST25LF020A 参数 Datasheet PDF下载

SST25LF020A图片预览
型号: SST25LF020A
PDF下载: 下载PDF文件 查看货源
内容描述: 2兆位的SPI串行闪存 [2 Mbit SPI Serial Flash]
分类和应用: 闪存
文件页数/大小: 25 页 / 615 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST25LF020A的Datasheet PDF文件第5页浏览型号SST25LF020A的Datasheet PDF文件第6页浏览型号SST25LF020A的Datasheet PDF文件第7页浏览型号SST25LF020A的Datasheet PDF文件第8页浏览型号SST25LF020A的Datasheet PDF文件第10页浏览型号SST25LF020A的Datasheet PDF文件第11页浏览型号SST25LF020A的Datasheet PDF文件第12页浏览型号SST25LF020A的Datasheet PDF文件第13页  
2 Mbit SPI Serial Flash
SST25LF020A
Data Sheet
Read (20 MHz)
The Read instruction supports up to 20 MHz, it outputs the
data starting from the specified address location. The data
output stream is continuous through all addresses until ter-
minated by a low to high transition on CE#. The internal
address pointer will automatically increment until the high-
est memory address is reached. Once the highest memory
address is reached, the address pointer will automatically
increment to the beginning (wrap-around) of the address
space, i.e. for 2 Mbit density, once the data from address
location 3FFFFH had been read, the next output will be
from address location 00000H.
The Read instruction is initiated by executing an 8-bit com-
mand, 03H, followed by address bits [A
23
-A
0
]. CE# must
remain active low for the duration of the Read cycle. See
CE#
MODE 3
0 1 2 3 4 5 6 7 8
15 16
23 24
31 32
39 40
47
48
55 56
63 64
70
SCK
MODE 0
SI
MSB
SO
03
ADD.
MSB
ADD.
ADD.
N
D
OUT
MSB
1242 F04.0
HIGH IMPEDANCE
N+1
D
OUT
N+2
D
OUT
N+3
D
OUT
N+4
D
OUT
FIGURE 5: Read Sequence
©2010 Silicon Storage Technology, Inc.
S71242-07-000
01/10
9