欢迎访问ic37.com |
会员登录 免费注册
发布采购

89E52RD2-40-C-NJE 参数 Datasheet PDF下载

89E52RD2-40-C-NJE图片预览
型号: 89E52RD2-40-C-NJE
PDF下载: 下载PDF文件 查看货源
内容描述: 8位8051 Compatibale单片机(MCU)与嵌入式超快闪记忆 [8 bit 8051-Compatibale Microcontroller (MCU) with Embedded SuperFlash Memory]
分类和应用: 微控制器
文件页数/大小: 91 页 / 969 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第72页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第73页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第74页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第75页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第77页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第78页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第79页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第80页  
FlashFlex51 MCU  
SST89E52RD2 / SST89E54RD2 / SST89E58RD2 / SST89E516RD2  
SST89V52RD2 / SST89V54RD2 / SST89V58RD2 / SST89V516RD2  
Preliminary Specifications  
TABLE 14-8: AC ELECTRICAL CHARACTERISTICS (CONTINUED) (2 OF 2)  
Ta = -40°C TO +85°C, VDD = 2.7-3.6V@33MHZ, 4.5-5.5V@40MHZ, VSS = 0V  
Oscillator  
33 MHz (x1 Mode)  
40 MHz (x1 Mode)  
16 MHz (x2 Mode)1 20 MHz (x2 Mode)1  
Variable  
Symbol  
Parameter  
Min  
Max  
Min  
Max  
Min  
TCLCL - 27 (3V)  
CLCL - 20 (5V)  
Max  
Units  
ns  
3
TWHQX  
Data Hold After WR#  
5
T
ns  
142  
10  
7TCLCL - 70 (3V)  
7TCLCL - 50 (5V)  
TCLCL - 20  
ns  
TQVWH  
TQVWX  
Data Valid to WR# High  
125  
5
ns  
ns  
Data Valid to WR# High to Low  
Transition  
RD# Low to Address Float  
0
0
0
ns  
ns  
TRLAZ  
RD# to WR# High to ALE High  
5
55  
TCLCL - 25 (3V)  
TCLCL - 15 (5V)  
TCLCL + 25 (3V)  
TCLCL + 15 (5V)  
TWHLH  
10  
40  
ns  
T14-8.0 1255  
1. Calculated values are for x1 Mode only  
Explanation of Symbols Each timing symbol has 5 characters. The first character is always a ‘T’ (stands for  
time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that  
signal. The following is a list of all the characters and what they stand for.  
A: Address  
Q: Output data  
C: Clock  
R: RD# signal  
D: Input data  
T: Time  
H: Logic level HIGH  
I: Instruction (program memory contents)  
L: Logic level LOW or ALE  
P: PSEN#  
V: Valid  
W: WR# signal  
X: No longer a valid logic level  
Z: High Impedance (Float)  
For example:  
AVLL = Time from Address Valid to ALE Low  
LLPL = Time from ALE Low to PSEN# Low  
T
T
©2004 Silicon Storage Technology, Inc.  
S71255-00-000  
3/04  
76  
 复制成功!