CY28411
Clock Generator for Intel£ꢀAlviso Chipset
• 33 MHz PCI clock
Features
• Low-voltage frequency select input
• I2C support with readback capabilities
• Compliant to Intel£ CK410M
• Supports Intel Pentium-M CPU
• Selectable CPU frequencies
• Differential CPU clock pairs
• 100 MHz differential SRC clocks
• 96 MHz differential dot clock
• 48 MHz USB clocks
• Ideal Lexmark Spread Spectrum profile for maximum
electromagnetic interference (EMI) reduction
• 3.3V power supply
• 56-pin SSOP and TSSOP packages
CPU
SRC
PCI
x 6
REF
x 1
DOT96
x 1
USB_48
x 1
x2 / x3
x7 / x8
Block Diagram
Pin Configuration
VDD_REF
REF
VDD_PCI
VSS_PCI
PCI3
1
2
3
4
5
6
7
8
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
PCI2
PCI_STP#
CPU_STP#
FS_C/TEST_SEL
REF
VSS_REF
XIN
XOUT
VDD_REF
SDATA
SCLK
VSS_CPU
CPUT0
CPUC0
VDD_CPU
CPUT1
CPUC1
IREF
VSSA
VDDA
CPUT2_ITP/SRCT7
CPUC2_ITP/SRCC7
VDD_SRC
SRCT6
XIN
XTAL
OSC
XOUT
PLL Ref Freq
VDD_CPU
PCI4
PCI5
VSS_PCI
VDD_PCI
PCIF0/ITP_EN
PCIF1
CPUT[0:1], CPUC[0:1],
CPU(T/C)2_ITP]
VDD_SRC
Divider
CPU_STP#
PCI_STP#
PLL1
Network
SRCT[0:6], SRCC[0:6]
FS_[C:A]
VTT_PWRGD#
9
IREF
VTT_PWRGD#/PD
VDD_48
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
VDD_PCI
PCI[2:5]
USB_48/FS_A
VSS_48
DOT96T
VDD_PCIF
PCIF[0:1]
DOT96C
PD
VDD_48 MHz
FS_B/TEST_MODE
SRCT0
SRCC0
DOT96T
DOT96C
PLL2
USB_48
SRCT1
SRCC1
VDD_SRC
SRCT2
SRCC2
SRCT3
SRCC3
SRC4_SATAT
SRC4_SATAC
VDD_SRC
SRCC6
SRCT5
SRCC5
VSS_SRC
2
SDATA
SCLK
I C
Logic
56 SSOP/TSSOP
Rev 1.0, November 22, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Page 1 of 18
Tel:(408) 855-0555 Fax:(408) 855-0550
www.SpectraLinear.com
SPECTRALINEAR [ SPECTRALINEAR INC ]
