欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29DL162CT-120ZF 参数 Datasheet PDF下载

AM29DL162CT-120ZF图片预览
型号: AM29DL162CT-120ZF
PDF下载: 下载PDF文件 查看货源
内容描述: [2MX8 FLASH 3V PROM, 120ns, PDSO56, SSOP-56]
分类和应用: 可编程只读存储器光电二极管内存集成电路
文件页数/大小: 50 页 / 722 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第6页浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第7页浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第8页浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第9页浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第11页浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第12页浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第13页浏览型号AM29DL162CT-120ZF的Datasheet PDF文件第14页  
P R E L I M I N A R Y  
at VIL but not within VSS±0.3 V, the standby current will  
this mode when addresses remain stable for tACC  
+
30 ns. The automatic sleep mode is independent of  
the CE#, WE#, and OE# control signals. Standard ad-  
dress access timings provide new data when  
addresses are changed. While in sleep mode, output  
data is latched and always available to the system.  
ICC4 in the DC Characteristics table represents the  
automatic sleep mode current specification.  
be greater.  
The RESET# pin may be tied to the system reset cir-  
cuitry. A system reset would thus also reset the Flash  
memory, enabling the system to read the boot-up firm-  
ware from the Flash memory.  
If RESET# is asserted during a program or erase op-  
eration, the RY/BY# pin remains a “0” (busy) until the  
internal reset operation is complete, which requires a  
time of tREADY (during Embedded Algorithms). The sys-  
tem can thus monitor RY/BY# to determine whether  
the reset operation is complete. If RESET# is asserted  
when a program or erase operation is not executing  
(RY/BY# pin is “1”), the reset operation is completed  
within a time of tREADY (not during Embedded Algo-  
rithms). The system can read data tRH after the  
RESET# pin returns to VIH.  
RESET#: Hardware Reset Pin  
The RESET# pin provides a hardware method of re-  
setting the device to reading array data. When the  
RESET# pin is driven low for at least a period of tRP,  
the device immediately terminates any operation in  
progress, tristates all output pins, and ignores all  
read/write commands for the duration of the RESET#  
pulse. The device also resets the internal state ma-  
chine to reading array data. The operation that was  
interrupted should be reinitiated once the device is  
ready to accept another command sequence, to en-  
sure data integrity.  
Refer to the AC Characteristics tables for RESET# pa-  
rameters and to Figure 14 for the timing diagram.  
Output Disable Mode  
Current is reduced for the duration of the RESET#  
pulse. When RESET# is held at VSS±0.3 V, the device  
draws CMOS standby current (ICC4). If RESET# is held  
When the OE# input is at VIH, output from the device is  
disabled. The output pins are placed in the high  
impedance state.  
Table 2. Am29DL162C/Am29DL163C Device Bank Divisions  
Bank 1  
Sector Sizes  
Bank 2  
Device  
Part Number  
Megabits  
Megabits  
Sector Sizes  
Eight 8 Kbyte/4 Kword,  
three 64 Kbyte/32 Kword  
Twenty-eight  
64 Kbyte/32 Kword  
Am29DL162C  
Am29DL163C  
2 Mbit  
14 Mbit  
Eight 8 Kbyte/4 Kword,  
seven 64 Kbyte/32 Kword  
Twenty-four  
64 Kbyte/32 Kword  
4 Mbit  
12 Mbit  
Am29DL162C/Am29DL163C  
10