欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN8P2742SDB 参数 Datasheet PDF下载

SN8P2742SDB图片预览
型号: SN8P2742SDB
PDF下载: 下载PDF文件 查看货源
内容描述: [ADC, OP-amp, Comparator 8-Bit Micro-Controller]
分类和应用:
文件页数/大小: 136 页 / 3074 K
品牌: SONIX [ SONIX TECHNOLOGY COMPANY ]
 浏览型号SN8P2742SDB的Datasheet PDF文件第58页浏览型号SN8P2742SDB的Datasheet PDF文件第59页浏览型号SN8P2742SDB的Datasheet PDF文件第60页浏览型号SN8P2742SDB的Datasheet PDF文件第61页浏览型号SN8P2742SDB的Datasheet PDF文件第63页浏览型号SN8P2742SDB的Datasheet PDF文件第64页浏览型号SN8P2742SDB的Datasheet PDF文件第65页浏览型号SN8P2742SDB的Datasheet PDF文件第66页  
SN8P2740 Series  
ADC, OP-amp, Comparator 8-Bit Micro-Controller  
6.6 EXTERNAL INTERRUPT OPERATION (INT0)  
Sonix provides 1 external interrupt sources in the micro-controller. INT0 is external interrupt trigger sources and build in  
edge trigger configuration function. When the external edge trigger occurs, the external interrupt request flag will be set  
to 1when the external interrupt control bit enabled. If the external interrupt control bit is disabled, the external  
interrupt request flag wont active when external edge trigger occurrence. When external interrupt control bit is enabled  
and external interrupt edge trigger is occurring, the program counter will jump to the interrupt vector (ORG 8) and  
execute interrupt service routine.  
The external interrupt builds in wake-up latch function. That means when the system is triggered wake-up from power  
down mode, the wake-up source is external interrupt source (P0.0), and the trigger edge direction matches interrupt  
edge configuration, the trigger edge will be latched, and the system executes interrupt service routine fist after  
wake-up.  
0BFH  
PEDGE  
Read/Write  
After reset  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
P00G1  
R/W  
0
Bit 0  
P00G0  
R/W  
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Bit[1:0]  
P00G[1:0]: INT0 edge trigger select bits.  
00 = reserved,  
01 = rising edge,  
10 = falling edge,  
11 = rising/falling bi-direction.  
Example: Setup INT0 interrupt request and bi-direction edge trigger.  
MOV  
A, #03H  
B0MOV  
PEDGE, A  
; Set INT0 interrupt trigger as bi-direction edge.  
B0BSET  
B0BCLR  
B0BSET  
FP00IEN  
FP00IRQ  
FGIE  
; Enable INT0 interrupt service  
; Clear INT0 interrupt request flag  
; Enable GIE  
Example: INT0 interrupt service routine.  
ORG  
JMP  
8
; Interrupt vector  
INT_SERVICE  
INT_SERVICE:  
; Push routine to save ACC and PFLAG to buffers.  
B0BTS1  
JMP  
FP00IRQ  
EXIT_INT  
; Check P00IRQ  
; P00IRQ = 0, exit interrupt vector  
B0BCLR  
FP00IRQ  
; Reset P00IRQ  
; INT0 interrupt service routine  
EXIT_INT:  
RETI  
; Pop routine to load ACC and PFLAG from buffers.  
; Exit interrupt vector  
SONiX TECHNOLOGY CO., LTD  
Page 62  
Version 2.0  
 复制成功!