欢迎访问ic37.com |
会员登录 免费注册
发布采购

USB4604-1080HN-TR 参数 Datasheet PDF下载

USB4604-1080HN-TR图片预览
型号: USB4604-1080HN-TR
PDF下载: 下载PDF文件 查看货源
内容描述: USB 2.0 HSIC高速4端口集线器控制器 [USB 2.0 HSIC Hi-Speed 4-Port Hub Controller]
分类和应用: 外围集成电路数据传输控制器
文件页数/大小: 71 页 / 1039 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号USB4604-1080HN-TR的Datasheet PDF文件第51页浏览型号USB4604-1080HN-TR的Datasheet PDF文件第52页浏览型号USB4604-1080HN-TR的Datasheet PDF文件第53页浏览型号USB4604-1080HN-TR的Datasheet PDF文件第54页浏览型号USB4604-1080HN-TR的Datasheet PDF文件第56页浏览型号USB4604-1080HN-TR的Datasheet PDF文件第57页浏览型号USB4604-1080HN-TR的Datasheet PDF文件第58页浏览型号USB4604-1080HN-TR的Datasheet PDF文件第59页  
USB 2.0 HSIC Hi-Speed 4-Port Hub Controller  
Datasheet  
8.2  
SOF Clock Output  
The USB4604 provides an 8Khz clock output synchronized to the USB host SOFs. The SOF output is  
generated from the previous SOF packet on the USB line. The device includes an internal free running  
frame counter to generate internal start of frame and end of frame events. The internal counter is re-  
synchronized every time a successful packet is received and decoded. The internal counter is  
advanced to compensate for the packet decode time. If the incoming SOF jitters early or late, the jitter  
will be visible in the next frame SOF output clock rising edge.  
If one or two SOFs are missing, the SOF output will continue based on the internal frame counter. If  
more than two SOF are missing, the SOF output signal will stop. The clock is guaranteed to stop in a  
low state. When enabled or disabled, there will never be a short cycle.  
Upstream HS USB  
EOF1  
EOF1  
EOF2  
SOF  
EOF2  
SOF  
SOF packet accepted  
SOF packet accepted  
Internal frame  
counter events  
SOF (kHz)  
Figure 8.2 SOF Output Timing  
8.3  
Flex Connect  
This feature allows the upstream port to be swapped with downstream physical port 1. Only  
downstream port 1 can be swapped physically. Using port remapping, any logical port (number  
assignment) can be swapped with the upstream port (non-physical).  
Flex Connect is enabled/disabled via two control bits in the Connect Configuration Register. The  
FLEXCONNECT configuration bit switches the port, and EN_FLEX_MODE enables the mode.  
8.3.1  
Port Control  
Once EN_FLEX_MODE bit is set, the functions of certain pins change, as outlined below.  
If EN_FLEX_MODE is set and FLEXCONNECT is not set:  
1. PRTPWR1 enters combined mode, becoming PRTPWR1/OCS1_N  
2. OCS1_N becomes a don’t care  
3. SUSPEND outputs ‘0’ to keep any upstream power controller off  
If EN_FLEX_MODE is set and FLEXCONNECT is set:  
1. The normal upstream VBUS pin becomes a don’t care  
2. PRTPWR1 is forced to a ‘1’ in combined mode, keeping the port power on to the application  
processor.  
3. OCS1 becomes VBUS from the application processor through a GPIO  
4. SUSPEND becomes PRTPWR1/OCS1_N for the port power controller for the connector port  
SMSC USB4604  
55  
Revision 1.0 (06-17-13)  
DATASHEET