欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47M148-NC 参数 Datasheet PDF下载

LPC47M148-NC图片预览
型号: LPC47M148-NC
PDF下载: 下载PDF文件 查看货源
内容描述: 128 PIN ENGANCED超级I / O与LPC接口和USB集线器控制器 [128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB]
分类和应用: 控制器PC
文件页数/大小: 205 页 / 1208 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47M148-NC的Datasheet PDF文件第91页浏览型号LPC47M148-NC的Datasheet PDF文件第92页浏览型号LPC47M148-NC的Datasheet PDF文件第93页浏览型号LPC47M148-NC的Datasheet PDF文件第94页浏览型号LPC47M148-NC的Datasheet PDF文件第96页浏览型号LPC47M148-NC的Datasheet PDF文件第97页浏览型号LPC47M148-NC的Datasheet PDF文件第98页浏览型号LPC47M148-NC的Datasheet PDF文件第99页  
Register Behavior  
Table 47 illustrates the AT and PS/2 (including Model 30) configuration registers available and the type of access  
permitted. In order to maintain software transparency, access to all the registers must be maintained. As Table 47  
shows, two sets of registers are distinguished based on whether their access results in the part remaining in powerdown  
state or exiting it.  
Access to all other registers is possible without awakening the part. These registers can be accessed during  
powerdown without changing the status of the part. A read from these registers will reflect the true status as shown in  
the register description in the FDC description. A write to the part will result in the part retaining the data and  
subsequently reflecting it when the part awakens. Accessing the part during powerdown may cause an increase in the  
power consumption by the part. The part will revert back to its low power mode when the access has been completed.  
Pin Behavior  
The LPC47M14x is specifically designed for systems in which power conservation is a primary concern. This makes the  
behavior of the pins during powerdown very important.  
The pins of the LPC47M14x can be divided into two major categories: system interface and floppy disk drive interface.  
The floppy disk drive pins are disabled so that no power will be drawn through the part as a result of any voltage applied  
to the pin within the part's power supply range. Most of the system interface pins are left active to monitor system  
accesses that may wake up the part.  
Table 47 – PC/AT and PS/2 Available Registers  
AVAILABLE REGISTERS  
BASE + ADDRESS  
PC-AT  
PS/2 (MODEL 30)  
ACCESS PERMITTED  
Access to these registers DOES NOT wake up the part  
00H  
01H  
02H  
03H  
04H  
06H  
07H  
07H  
----  
----  
DOR (1)  
---  
DSR (1)  
---  
DIR  
SRA  
SRB  
DOR (1)  
---  
DSR (1)  
---  
R
R
R/W  
---  
W
---  
R
W
DIR  
CCR  
CCR  
Access to these registers wakes up the part  
04H  
05H  
MSR  
Data  
MSR  
Data  
R
R/W  
Note 1: Writing to the DOR or DSR does not wake up the part, however, writing any of the motor enable bits or doing a  
software reset (via DOR or DSR reset bits) will wake up the part.  
SMSC DS – LPC47M14X  
Page 95  
Rev. 03/19/2001  
 复制成功!