欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN91C100FD-FD-SS 参数 Datasheet PDF下载

LAN91C100FD-FD-SS图片预览
型号: LAN91C100FD-FD-SS
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC]
分类和应用: 控制器以太网
文件页数/大小: 101 页 / 347 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第36页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第37页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第38页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第39页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第41页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第42页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第43页浏览型号LAN91C100FD-FD-SS的Datasheet PDF文件第44页  
I/O SPACE - BANK2  
OFFSET  
NAME  
TYPE  
SYMBOL  
PTR  
6
POINTER REGISTER  
READ/WRITE  
NOT EMPTY is  
a read only bit  
HIGH  
BYTE  
RCV  
0
AUTO  
INCR.  
READ  
0
ETEN  
0
NOT  
EMPTY  
POINTER HIGH  
0
0
0
0
0
0
LOW  
BYTE  
POINTER LOW  
0
0
0
0
0
0
0
POINTER REGISTER The value of this register  
determines the address to be accessed within  
the transmit or receive areas. It will auto-  
increment on accesses to the data register when  
AUTO INCR. is set. The increment is by one for  
every byte access, by two for every word  
access, and by four for every double word  
access. When RCV is set, the address refers to  
the receive area and uses the output of RX FIFO  
as the packet number, when RCV is clear the  
address refers to the transmit area and uses the  
packet number at the Packet Number Register.  
The Pointer Register should not be loaded until  
the CPU has verified that the NOT EMPTY bit is  
clear to ensure that the Data Register FIFO is  
empty. On reads, if IOCHRDY is not connected  
to the host, the Data Register should not be  
read before 370ns after the pointer was loaded  
to allow the Data Register FIFO to fill.  
If the pointer is loaded using 8 bit writes, the low  
byte should be loaded first and the high byte  
last.  
ETEN When set, enables EARLY Transmit  
underrun detection. Normal operation when  
clear.  
READ Determines the type of access to follow.  
If the READ bit is high, the operation intended is  
a read. If the READ bit is low, the operation is a  
write. Loading a new pointer value, with the  
READ bit high, generates a pre-fetch into the  
Data Register for read purposes.  
NOT EMPTY When set, indicates that the Write  
Data FIFO is not empty yet. The CPU can verify  
that the FIFO is empty before loading a new  
pointer value. This is a read only bit.  
Readback of the pointer will indicate the value of  
the address last accessed by the CPU (rather  
than the last pre-fetched). This allows any  
interrupt routine that uses the pointer, to save it  
and restore it without affecting the process being  
interrupted.  
Note: If AUTO INCR. is not set, the pointer must  
be loaded with an even value.  
40  
 复制成功!