Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
Table 2.4 Serial EEPROM Interface Signals (continued)
PIN
NO.
BUFFER
TYPE
NUM
PINS
NAME
SYMBOL
DESCRIPTION
69
EEPROM Clock,
GPO4 RX_DV,
RX_CLK
EECLK/GPO4/
O8
1
EEPROM Clock: Serial EEPROM
Clock pin.
RX_DV/RX_CLK
General Purpose Output 4: This
pin can also function as a general-
purpose output, or it can be
configured to monitor the RX_DV or
RX_CLK signals on the internal MII
port. When configured as a GPO
signal, or as an RX_DV/RX_CLK
monitor, the EECS pin is deasserted
so as to never unintentionally access
the serial EEPROM. This signal
cannot function as a general-
purpose input.
Table 2.5 System and Power Signals
BUFFER NUM
PIN
NAME
SYMBOL
XTAL1
DESCRIPTION
NO.
TYPE
PINS
6
Crystal 1
lclk
1
External 25MHz Crystal Input.
Can also be connected to single-
ended TTL oscillator. If this method is
implemented, XTAL2 should be left
unconnected.
5
Crystal 2
Reset
XTAL2
Oclk
1
1
External 25MHz Crystal output.
95
nRESET
IS
Active-low reset input. Resets all
logic and registers within the
LAN9116 This signal is pulled high
with a weak internal pull-up
resistor. If nRESET is left
unconnected, the LAN9116 will
rely on its internal power-on reset
circuitry
(PU)
Note:
The LAN9116 must always
be read at least once after
power-up, reset, or upon
return from a power-saving
state or write operations will
not function. See Section
3.11, "Detailed Reset
Description," on page 40 for
additional information
SMSC LAN9116
Revision 1.1 (05-17-05)
DATA1S7HEET
SMSC [ SMSC CORPORATION ]
