欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN8700IC-AEZG 参数 Datasheet PDF下载

LAN8700IC-AEZG图片预览
型号: LAN8700IC-AEZG
PDF下载: 下载PDF文件 查看货源
内容描述: [LAN Controller, 4 Channel(s), 12.5MBps, CMOS, 6 X 6 MM, 0.90 MM HEIGHT, ROHS COMPLIANT, QFN-36]
分类和应用: 通信时钟局域网数据传输外围集成电路
文件页数/大小: 83 页 / 687 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN8700IC-AEZG的Datasheet PDF文件第11页浏览型号LAN8700IC-AEZG的Datasheet PDF文件第12页浏览型号LAN8700IC-AEZG的Datasheet PDF文件第13页浏览型号LAN8700IC-AEZG的Datasheet PDF文件第14页浏览型号LAN8700IC-AEZG的Datasheet PDF文件第16页浏览型号LAN8700IC-AEZG的Datasheet PDF文件第17页浏览型号LAN8700IC-AEZG的Datasheet PDF文件第18页浏览型号LAN8700IC-AEZG的Datasheet PDF文件第19页  
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR® Technology in a Small Footprint  
Datasheet  
Table 3.2 LED Signals  
SIGNAL NAME  
TYPE  
DESCRIPTION  
SPEED100/  
PHYAD0  
IOPU  
LED1 – SPEED100 indication. Active indicates that the selected  
speed is 100Mbps. Inactive indicates that the selected speed is  
10Mbps.  
Note:  
This signal is mux’d with PHYAD0  
LINK/  
PHYAD1  
IOPU  
IOPU  
IOPU  
LED2 – LINK ON indication. Active indicates that the Link  
(100Base-TX or 10Base-T) is on.  
Note:  
This signal is mux’d with PHYAD1  
ACTIVITY/  
PHYAD2  
LED3 – ACTIVITY indication. Active indicates that there is  
Carrier sense (CRS) from the active PMD.  
Note:  
This signal is mux’d with PHYAD2  
FDUPLEX/  
PHYAD3  
LED4 – DUPLEX indication. Active indicates that the PHY is in  
full-duplex mode.  
Note:  
This signal is mux’d with PHYAD3  
Table 3.3 Management Signals  
TYPE  
SIGNAL NAME  
DESCRIPTION  
MDIO  
IOPD  
IPD  
Management Data Input/OUTPUT: Serial management data  
input/output.  
MDC  
Management Clock: Serial management clock.  
Table 3.4 Boot Strap Configuration Inputs (Note 3.1)  
SIGNAL NAME  
TYPE  
DESCRIPTION  
CRS/  
PHYAD4  
IOPU  
PHY Address Bit 4: set the default address of the PHY. This  
signal is mux’d with CRS  
Note:  
PHY Address Bit 3: set the default address of the PHY.  
Note: This signal is mux’d with FDUPLEX  
PHY Address Bit 2: set the default address of the PHY.  
Note: This signal is mux’d with ACTIVITY  
PHY Address Bit 1: set the default address of the PHY.  
Note: This signal is mux’d with LINK  
PHY Address Bit 0: set the default address of the PHY.  
Note: This signal is mux’d with SPEED100  
This signal is mux’d with CRS  
FDUPLEX/  
PHYAD3  
IOPU  
IOPU  
IOPU  
IOPU  
IOPU  
ACTIVITY/  
PHYAD2  
LINK/  
PHYAD1  
SPEED100/  
PHYAD0  
RXD2/  
MODE2  
PHY Operating Mode Bit 2: set the default MODE of the PHY.  
See Section 5.4.9.2, "Mode Bus – MODE[2:0]," on page 56, for  
the MODE options.  
Note:  
This signal is mux’d with RXD2  
SMSC LAN8700/LAN8700i  
Revision 2.3 (04-12-11)  
DATA1S5HEET