欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN8700C-AEZG 参数 Datasheet PDF下载

LAN8700C-AEZG图片预览
型号: LAN8700C-AEZG
PDF下载: 下载PDF文件 查看货源
内容描述: [LAN Controller, 4 Channel(s), 12.5MBps, CMOS, 6 X 6 MM, 0.90 MM HEIGHT, ROHS COMPLIANT, QFN-36]
分类和应用: 通信时钟局域网数据传输外围集成电路
文件页数/大小: 83 页 / 687 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN8700C-AEZG的Datasheet PDF文件第8页浏览型号LAN8700C-AEZG的Datasheet PDF文件第9页浏览型号LAN8700C-AEZG的Datasheet PDF文件第10页浏览型号LAN8700C-AEZG的Datasheet PDF文件第11页浏览型号LAN8700C-AEZG的Datasheet PDF文件第13页浏览型号LAN8700C-AEZG的Datasheet PDF文件第14页浏览型号LAN8700C-AEZG的Datasheet PDF文件第15页浏览型号LAN8700C-AEZG的Datasheet PDF文件第16页  
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR® Technology in a Small Footprint  
Datasheet  
Chapter 3 Pin Description  
This chapter describes the signals on each pin. When a lower case “n” is used at the beginning of the  
signal name, it indicates that the signal is active low. For example, nRST indicates that the reset signal  
is active low.  
3.1  
I/O Signals  
The following buffer types are shown in the TYPE column of the tables in this chapter.  
„
„
„
„
„
„
„
I
Input. Digital LVCMOS levels.  
IPD  
O
Input with internal pull-down. Digital LVCMOS levels.  
Output. Digital LVCMOS levels.  
OPD  
I/O  
Output with internal pull-down. Digital LVCMOS levels.  
Input or Output . Digital LVCMOS levels.  
IOPD  
IOPU  
Input or Output with internal pull-down. Digital LVCMOS levels.  
Input or Output with internal pull-up. Digital LVCMOS levels.  
Note: The digital signals are not 5V tolerant.They are variable voltage from +1.6V to +3.6V.  
„
„
AI  
Input. Analog levels..  
Output. Analog levels.  
AO  
Table 3.1 MII Signals  
SIGNAL NAME  
TYPE  
DESCRIPTION  
TXD0  
I
Transmit Data 0: Bit 0 of the 4 data bits that are accepted by  
the PHY for transmission.  
TXD1  
TXD2  
I
I
Transmit Data 1: Bit 1 of the 4 data bits that are accepted by  
the PHY for transmission.  
Transmit Data 2: Bit 2 of the 4 data bits that are accepted by  
the PHY for transmission  
Note:  
This signal should be grounded in RMII Mode.  
TXD3  
I
Transmit Data 3: Bit 3 of the 4 data bits that are accepted by  
the PHY for transmission.  
Note:  
This signal should be grounded in RMII Mode  
nINT/  
TX_ER/  
TXD4  
IOPU  
MII Transmit Error: When driven high, the 4B/5B encode  
process substitutes the Transmit Error code-group (/H/) for the  
encoded data word. This input is ignored in 10Base-T operation.  
MII Transmit Data 4: In Symbol Interface (5B Decoding) mode,  
this signal becomes the MII Transmit Data 4 line, the MSB of the  
5-bit symbol code-group.  
Notes:  
„ This signal is not used in RMII Mode.  
„ This signal is mux’d with nINT  
„ See Section 4.10, "nINT/TX_ER/TXD4 Strapping," on page 32  
for additional information on configuration/strapping options.  
TX_EN  
IPD  
Transmit Enable: Indicates that valid data is presented on the  
TXD[3:0] signals, for transmission. In RMII Mode, only TXD[1:0]  
have valid data.  
Revision 2.3 (04-12-11)  
SMSC LAN8700/LAN8700i  
DATA1S2HEET