欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN83C180TQFP 参数 Datasheet PDF下载

LAN83C180TQFP图片预览
型号: LAN83C180TQFP
PDF下载: 下载PDF文件 查看货源
内容描述: 10/100快速以太网PHY收发器 [10/100 Fast Ethernet PHY Transceiver]
分类和应用: 以太网局域网(LAN)标准
文件页数/大小: 22 页 / 164 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN83C180TQFP的Datasheet PDF文件第1页浏览型号LAN83C180TQFP的Datasheet PDF文件第2页浏览型号LAN83C180TQFP的Datasheet PDF文件第3页浏览型号LAN83C180TQFP的Datasheet PDF文件第4页浏览型号LAN83C180TQFP的Datasheet PDF文件第6页浏览型号LAN83C180TQFP的Datasheet PDF文件第7页浏览型号LAN83C180TQFP的Datasheet PDF文件第8页浏览型号LAN83C180TQFP的Datasheet PDF文件第9页  
DESCRIPTION OF PIN FUNCTIONS
PIN #
19
18
25
26
33
34
13
NAME
RXIN
RXIP
TXON
TXOP
TXREF10
TXREF100
nRESET
TYPE
DESCRIPTION
MD INTERFACE
Diff. Input Differential receive pair from magnetics (-)
Diff. Input Differential receive pair from magnetics (+)
Diff. Output 100 Differential transmit pair to magnetics (-)
Diff. Output 100 Differential transmit pair to magnetics (+)
Input
10BASE-T transmitter current setting pin
Input
100BASE-TX transmitter current setting pin
Input/
Active low, power-on reset output and external reset
input.
Output
25MHz crystal input.
This signal should be pulled
high when using REFCLK.
Input
25MHz crystal input.
This signal should be left
unconnected when using REFCLK.
MII INTERFACE
Input
Management interface clock (up to 2.5MHz)
Input/
Management data
OUTPUT
Output
Receive clock (2.5MHz for 10, 25MHz for 100)
Output
Receive data MII interface
Output
Output
Output
Input
Receive data valid. Active high
Receive error. Active high. (RXD4 in symbol mode)
Transmit clock (2.5MHz for 10, 25MHz for 100)
Transmit Data MII interface
Input
41
40
XTAL1
XTAL2
46
45
52
55,56,57,5
8
51
59
1
60,61,62,6
3
3
64
50
49
43
22
48
21
31,30,29,1
6,12
4
MDC
MDIO
RX_CLK
RXD0,RXD1,RXD2,
RXD3
RX_DV
RX_ER
TX_CLK
TXD0,TXD1,TXD2,T
XD3
TX_EN
TX_ER
CRS
COL
REFCLK
ANEN
RXEN
RPTR
PA0,PA1,
PA2,PA3,PA4
FDST
Input
Transmit Enable. Active high
Input
Transmit Error. Active high. (TXD4 in symbol mode)
Output
Carrier sense signal. Active high
Output
Collision signal. Active high
MISCELLANEOUS
Input
Reference clock.
This signal should be pulled high
when using crystal.
Input
Auto Negotiation enable. Active high
Input
Receive enable. Active high
Input
Repeater enable. Active high
Input
PHY address
MISCELLANEOUS/LED
Input/
Full duplex LED status indication when nRESET
high. Active low. Input when nRESET is low. High
OUTPUT
input means the LAN83C180 advertises full duplex
capability
Input
Speed (10/100) LED status indication when
nRESET high. High for 100Mb/s mode. Input when
nRESET is low. Low input will cause the
LAN83C180 to advertise 100Mb/s capability.
Input
Interrupt configuration. MINT on pin 8 when High,
on pin 7 when Low.
Output
Receive/Transmit activity LED status indication
(Active Low) if ICFG = 1. If ICFG = 0, output is
MINT and activity is indicated on the LNKST output.
6
SPDST
23
7
ICFG
ACTST/MINT
SMSC DS – LAN83C180
Page 5
Rev. 08/24/2001