欢迎访问ic37.com |
会员登录 免费注册
发布采购

IRCC2.0 参数 Datasheet PDF下载

IRCC2.0图片预览
型号: IRCC2.0
PDF下载: 下载PDF文件 查看货源
内容描述: 红外通信控制器 [Infrared Communications Controller]
分类和应用: 通信控制器
文件页数/大小: 87 页 / 501 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号IRCC2.0的Datasheet PDF文件第2页浏览型号IRCC2.0的Datasheet PDF文件第3页浏览型号IRCC2.0的Datasheet PDF文件第4页浏览型号IRCC2.0的Datasheet PDF文件第5页浏览型号IRCC2.0的Datasheet PDF文件第6页浏览型号IRCC2.0的Datasheet PDF文件第7页浏览型号IRCC2.0的Datasheet PDF文件第8页浏览型号IRCC2.0的Datasheet PDF文件第9页  
IrCC 2.0
PRELIMINARY
Infrared Communications Controller
FEATURES
Multi-Protocol Serial Communications
Controller
Full IrDA v1.1 Implementation: 2.4 kbps -
115.2 kbps, 0.576 Mbps, 1.152 Mbps and 4
Mbps
Consumer Infrared (Remote Control)
Interface
SHARP Amplitude Shift Keyed Infrared
(ASK IR) Interface
Direct Rx/Tx Infrared Diode Control (Raw)
and General Purpose Data Pins
Programmable High-Speed Synchronous
Communications Engine (SCE) with a 128-
Byte FIFO and Programmable Threshold
Programmable DMA Refresh Counter
High-Speed NS16C550A-Compatible
Universal Asynchronous Receiver/
Transmitter Interface (ACE UART) with 16-
Byte Send and Receive FIFOs
ISA Single-Byte and Burst-Mode DMA and
Interrupt-Driven Programmed I/O with Zero
Wait State and String Move Timing
16 Bit CRC-CCITT and 32 Bit IEEE 802
CRC32 Hardware CRC Generators
Automatic Transceiver Control
Transmit Pulse Width Limiter
SCE Transmit Delay Timer
IR Media Busy Indicator
GENERAL DESCRIPTION
This
document
describes
the
Infrared
Communications Controller (IrCC 2.0) function,
which is common to a number of SMSC
products. The IrCC 2.0 consists of two main
architectural blocks: the ACE 16C550A UART
and a Synchronous Communications Engine
(SCE) (Figure 2). It’s own unique register set
supports each block.
The IrCC 2.0 UART-driven IrDA SIR and SHARP
ASK
modes
are
backward
compatible
with current SMSC Super I/O and Ultra I/O
infrared implementations. The IrCC 2.0 SCE
supports IrDA v1.1 0.576 Mbps, 1.152 Mbps, 4
Mbps, and Consumer IR modes. All of the SCE-
driven modes can use DMA. The IrCC 2.0 offers
flexible signal routing and programmable output
control through the Raw mode interface, General
Purpose Data pins and Output Multiplexer. Chip-
level address decoding is required to access the
IrCC 2.0 register sets.