欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B72X_07 参数 Datasheet PDF下载

FDC37B72X_07图片预览
型号: FDC37B72X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 128引脚增强型超级I / O控制器,支持ACPI [128 Pin Enhanced Super I/O Controller with ACPI Support]
分类和应用: 控制器
文件页数/大小: 238 页 / 816 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B72X_07的Datasheet PDF文件第53页浏览型号FDC37B72X_07的Datasheet PDF文件第54页浏览型号FDC37B72X_07的Datasheet PDF文件第55页浏览型号FDC37B72X_07的Datasheet PDF文件第56页浏览型号FDC37B72X_07的Datasheet PDF文件第58页浏览型号FDC37B72X_07的Datasheet PDF文件第59页浏览型号FDC37B72X_07的Datasheet PDF文件第60页浏览型号FDC37B72X_07的Datasheet PDF文件第61页  
1 to a "1" if there is no comparison. Multi-track or  
skip operations are not allowed with this  
command. The MT and SK bits (bits D7 and D5 of  
the first command byte respectively) should always  
be set to "0".  
Read A Track  
This command is similar to the Read Data  
command except that the entire data field is read  
continuously from each of the sectors of a track.  
Immediately after encountering a pulse on the  
nINDEX pin, the FDC starts to read all data fields  
on the track as continuous blocks of data without  
regard to logical sector numbers. If the FDC finds  
an error in the ID or DATA CRC check bytes, it  
continues to read data from the track and sets the  
appropriate error bits at the end of the command.  
The FDC compares the ID information read from  
each sector with the specified value in the  
command and sets the ND flag of Status Register  
This command terminates when the EOT specified  
number of sectors has not been read. If the FDC  
does not find an ID Address Mark on the diskette  
after the second occurrence of a pulse on the IDX  
pin, then it sets the IC code in Status Register 0 to  
"01" (abnormal termination), sets the MA bit in  
Status Register 1 to "1", and terminates the  
command.  
TABLE 27 - RESULT PHASE  
FINAL SECTOR  
TRANSFERRED TO  
HOST  
MT  
HEAD  
ID INFORMATION AT RESULT PHASE  
C
H
R
N
0
0
1
0
1
Less than EOT  
Equal to EOT  
Less than EOT  
Equal to EOT  
Less than EOT  
Equal to EOT  
Less than EOT  
Equal to EOT  
NC  
C + 1  
NC  
C + 1  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
LSB  
NC  
LSB  
R + 1  
01  
R + 1  
01  
R + 1  
01  
R + 1  
01  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
NC  
1
NC  
C + 1  
NC:  
LSB:  
No Change, the same value as the one at the beginning of command execution.  
Least Significant Bit, the LSB of H is complemented.  
57  
 复制成功!