欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B72X_07 参数 Datasheet PDF下载

FDC37B72X_07图片预览
型号: FDC37B72X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 128引脚增强型超级I / O控制器,支持ACPI [128 Pin Enhanced Super I/O Controller with ACPI Support]
分类和应用: 控制器
文件页数/大小: 238 页 / 816 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B72X_07的Datasheet PDF文件第193页浏览型号FDC37B72X_07的Datasheet PDF文件第194页浏览型号FDC37B72X_07的Datasheet PDF文件第195页浏览型号FDC37B72X_07的Datasheet PDF文件第196页浏览型号FDC37B72X_07的Datasheet PDF文件第198页浏览型号FDC37B72X_07的Datasheet PDF文件第199页浏览型号FDC37B72X_07的Datasheet PDF文件第200页浏览型号FDC37B72X_07的Datasheet PDF文件第201页  
ACPI, Logical Device A  
Table 75 - ACPI, Logical Device A [Logical Device Number = 0x0A]  
NAME  
REG INDEX  
DEFINITION  
STATE  
Sleep/Wake  
Configuration  
This register is used to configure the functionality of the  
SLP_EN bit and its associated logic, and the WAK_STS  
bit bit and its associated logic.  
0xF0  
C
Default = 0x00  
on Vbat POR  
Bit[0] SLP_CTRL. SLP_EN Bit Function.  
0=Default. Writing ‘1’ to the SLP_EN bit causes the  
system to sequence into the sleeping state  
associated with the SLP_TYPx fields.  
1=Writing ‘1’ to the SLP_EN bit does not cause the  
system to sequence into the sleeping state  
associated with the SLP_TYPx fields; instead an SMI  
is generated.  
Note: the SLP_EN_SMI bit in the SMI Status Register 2  
is set whenever ‘1’ is written to the SLP_EN bit; it is  
enabled to generate an SMI through bit[0] of this  
register.  
Bit[1] WAK_CTRL. WAK_STS Bit Function  
0=Default. The WAK_STS bit is set on the high-to-low  
transition of nPowerOn.  
1=The WAK_STS bit is set upon any enabled wakeup  
event and the high-to-low transition of nPowerOn.  
Bits[2:7] Reserved  
198  
 复制成功!