欢迎访问ic37.com |
会员登录 免费注册
发布采购

CAP1128-1-BP-TR 参数 Datasheet PDF下载

CAP1128-1-BP-TR图片预览
型号: CAP1128-1-BP-TR
PDF下载: 下载PDF文件 查看货源
内容描述: [LED Driver]
分类和应用: 驱动接口集成电路
文件页数/大小: 88 页 / 585 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第17页浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第18页浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第19页浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第20页浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第22页浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第23页浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第24页浏览型号CAP1128-1-BP-TR的Datasheet PDF文件第25页  
8 Channel Capacitive Touch Sensor with 2 LED Drivers  
Datasheet  
3.4  
I2C Protocols  
The CAP1128 supports I2C Block Write and Block Read.  
The protocols listed below use the convention in Table 3.2.  
3.4.1  
Block Write  
The Block Write is used to write multiple data bytes to a group of contiguous registers as shown in  
Table 3.7.  
APPLICATION NOTE: When using the Block Write protocol, the internal address pointer will be automatically  
incremented after every data byte is received. It will wrap from FFh to 00h.  
Table 3.7 Block Write Protocol  
SLAVE  
ADDRESS  
REGISTER  
ADDRESS  
REGISTER  
DATA  
START  
WR  
ACK  
ACK  
ACK  
1 ->0  
YYYY_YYY  
0
0
XXh  
0
XXh  
0
REGISTER  
DATA  
REGISTER  
DATA  
REGISTER  
DATA  
ACK  
ACK  
. . .  
ACK  
STOP  
XXh  
0
XXh  
0
. . .  
XXh  
0
0 -> 1  
3.4.2  
Block Read  
The Block Read is used to read multiple data bytes from a group of contiguous registers as shown in  
Table 3.8.  
APPLICATION NOTE: When using the Block Read protocol, the internal address pointer will be automatically  
incremented after every data byte is received. It will wrap from FFh to 00h.  
Table 3.8 Block Read Protocol  
START  
SLAVE  
ADDRESS  
WR  
ACK  
REGISTER  
ADDRESS  
ACK  
START  
SLAVE  
ADDRESS  
RD  
ACK  
REGISTER  
DATA  
1->0  
YYYY_YYY  
0
0
XXh  
0
1 ->0  
YYYY_YYY  
1
0
XXh  
ACK  
REGISTER  
DATA  
ACK  
REGISTER  
DATA  
ACK  
REGISTER  
DATA  
ACK  
. . .  
REGISTER  
DATA  
NACK  
STOP  
0
XXh  
0
XXh  
0
XXh  
0
. . .  
XXh  
1
0 -> 1  
3.5  
SPI Interface  
The SMBus has a predefined packet structure, the SPI does not. The SPI Bus can operate in two  
modes of operation, normal 4-wire mode and bi-directional 3-wire mode. All SPI commands consist of  
8-bit packets sent to a specific slave device (identified by the CS pin).  
The SPI bus will latch data on the rising edge of the clock and the clock and data both idle high.  
All commands are supported via both operating modes. The supported commands are: Reset Serial  
interface, set address pointer, write command and read command. Note that all other codes received  
during the command phase are ignored and have no effect on the operation of the device.  
SMSC CAP1128  
Revision 1.32 (01-05-12)  
DATA2S1HEET