欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI3056DC2-EVB 参数 Datasheet PDF下载

SI3056DC2-EVB图片预览
型号: SI3056DC2-EVB
PDF下载: 下载PDF文件 查看货源
内容描述: 全球串行接口直接访问安排 [GLOBAL SERIAL INTERFACE DIRECT ACCESS ARRANGEMENT]
分类和应用:
文件页数/大小: 94 页 / 1395 K
品牌: SILICON [ SILICON ]
 浏览型号SI3056DC2-EVB的Datasheet PDF文件第56页浏览型号SI3056DC2-EVB的Datasheet PDF文件第57页浏览型号SI3056DC2-EVB的Datasheet PDF文件第58页浏览型号SI3056DC2-EVB的Datasheet PDF文件第59页浏览型号SI3056DC2-EVB的Datasheet PDF文件第61页浏览型号SI3056DC2-EVB的Datasheet PDF文件第62页浏览型号SI3056DC2-EVB的Datasheet PDF文件第63页浏览型号SI3056DC2-EVB的Datasheet PDF文件第64页  
Si3056  
Si3018/19/10  
Register 16. International Control 1  
Bit  
D7  
ACT2  
RW  
D6  
D5  
D4  
D3  
D2  
D1  
RZ  
D0  
RT  
Name  
Type  
OHS  
R/W  
ACT  
R/W  
IIRE  
R/W  
R/W  
R/W  
Reset settings = 0000_0000  
Bit  
Name  
Function  
7
ACT2  
AC Termination Select 2 (Si3018 line-side device only).  
Works with the ACT bit to select one of four ac terminations:  
ACT2  
ACT  
AC Termination  
0
0
1
1
0
1
0
1
Real, 600 Ω  
Global complex impedance  
Global complex impedance, except New Zealand  
New Zealand complex impedance  
The global complex impedance meets minimum return loss requirements in countries that require  
a complex ac termination. For improved return loss performance, the other complex impedances  
can be used.  
6
OHS  
On-Hook Speed.  
This bit, in combination with the OHS2 bit (Register 31) and the SQ[1:0] bits (Register 59), sets the  
amount of time for the line-side device to go on-hook. The on-hook speeds specified are measured  
from the time the OH bit is cleared until loop current equals zero.  
OHS  
OHS2  
SQ[1:0]  
00  
Mean On-Hook Speed  
0
0
1
0
1
X
Less than 0.5 ms  
00  
3 ms ±10% (meets ETSI standard)  
26 ms ±10% (meets Australia spark quenching spec)  
11  
5
4
ACT  
IIRE  
AC Termination Select. (Si3018 line-side device only).  
When the ACT2 bit is cleared, the ACT bit selects the following:  
0 = Selects the real ac impedance (600 Ω)  
1 = Selects the global complex impedance.  
IIR Filter Enable.  
0 = FIR filter enabled for transmit and receive filters. See Figures 7–10 on page 16.  
1 = IIR filter enabled for transmit and receive filters. See Figures 11–16 on page 17.  
3:2  
1
Reserved Read returns zero.  
RZ  
Ringer Impedance.  
0 = Maximum (high) ringer impedance.  
1 = Synthesized ringer impedance enabled. See "5.16.Ringer Impedance and Threshold" on page  
30.  
0
RT  
Ringer Threshold Select.  
This bit is used to satisfy country requirements on ring detection. Signals below the lower level do  
not generate a ring detection; signals above the upper level are guaranteed to generate a ring  
detection.  
RT  
0
RT Lower level  
13.5 V  
RT Upper level  
16.5 V  
rms  
rms  
1
19.35 V  
23.65 V  
rms  
rms  
60  
Rev. 1.05  
 复制成功!