欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1002-C-GM 参数 Datasheet PDF下载

SI1002-C-GM图片预览
型号: SI1002-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1002-C-GM的Datasheet PDF文件第310页浏览型号SI1002-C-GM的Datasheet PDF文件第311页浏览型号SI1002-C-GM的Datasheet PDF文件第312页浏览型号SI1002-C-GM的Datasheet PDF文件第313页浏览型号SI1002-C-GM的Datasheet PDF文件第315页浏览型号SI1002-C-GM的Datasheet PDF文件第316页浏览型号SI1002-C-GM的Datasheet PDF文件第317页浏览型号SI1002-C-GM的Datasheet PDF文件第318页  
Si1000/1/2/3/4/5  
SFR Definition 25.1. SCON0: Serial Port 0 Control  
Bit  
7
6
5
4
3
2
1
0
S0MODE  
MCE0  
REN0  
TB80  
RB80  
TI0  
RI0  
Name  
Type  
Reset  
R/W  
0
R
1
R/W  
0
R/W  
0
R/W  
0
R/W  
0
R/W  
0
R/W  
0
SFR Page = 0x0; SFR Address = 0x98; Bit-Addressable  
Bit  
Name  
Function  
7
S0MODE Serial Port 0 Operation Mode.  
Selects the UART0 Operation Mode.  
0: 8-bit UART with Variable Baud Rate.  
1: 9-bit UART with Variable Baud Rate.  
6
5
Unused Read = 1b. Write = Don’t Care.  
MCE0  
Multiprocessor Communication Enable.  
For Mode 0 (8-bit UART): Checks for valid stop bit.  
0: Logic level of stop bit is ignored.  
1: RI0 will only be activated if stop bit is logic level 1.  
For Mode 1 (9-bit UART): Multiprocessor Communications Enable.  
0: Logic level of ninth bit is ignored.  
1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1.  
4
3
2
1
REN0  
TB80  
RB80  
TI0  
Receive Enable.  
0: UART0 reception disabled.  
1: UART0 reception enabled.  
Ninth Transmission Bit.  
The logic level of this bit will be sent as the ninth transmission bit in 9-bit UART Mode  
(Mode 1). Unused in 8-bit mode (Mode 0).  
Ninth Receive Bit.  
RB80 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the  
9th data bit in Mode 1.  
Transmit Interrupt Flag.  
Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit  
in 8-bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When  
the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0  
interrupt service routine. This bit must be cleared manually by software.  
0
RI0  
Receive Interrupt Flag.  
Set to 1 by hardware when a byte of data has been received by UART0 (set at the  
STOP bit sampling time). When the UART0 interrupt is enabled, setting this bit to 1  
causes the CPU to vector to the UART0 interrupt service routine. This bit must be  
cleared manually by software.  
314  
Rev. 1.0