欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1003 参数 Datasheet PDF下载

SI1003图片预览
型号: SI1003
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1003的Datasheet PDF文件第307页浏览型号SI1003的Datasheet PDF文件第308页浏览型号SI1003的Datasheet PDF文件第309页浏览型号SI1003的Datasheet PDF文件第310页浏览型号SI1003的Datasheet PDF文件第312页浏览型号SI1003的Datasheet PDF文件第313页浏览型号SI1003的Datasheet PDF文件第314页浏览型号SI1003的Datasheet PDF文件第315页  
Si1000/1/2/3/4/5  
25.1. Enhanced Baud Rate Generation  
The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by  
TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 25.2), which is not user-  
accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates.  
The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an  
RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to  
begin any time a START is detected, independent of the TX Timer state.  
Timer 1  
TL1  
UART  
Overflow  
TX Clock  
2
2
TH1  
Start  
Detected  
Overflow  
RX Clock  
RX Timer  
Figure 25.2. UART0 Baud Rate Logic  
Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section “27.1.3. Mode 2: 8-bit Coun-  
ter/Timer with Auto-Reload” on page 333). The Timer 1 reload value should be set so that overflows will  
occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six  
sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an exter-  
nal input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 25.1-A  
and Equation 25.1-B.  
1
2
A)  
B)  
--  
UartBaudRate = T1_Overflow_Rate  
T1CLK  
T1_Overflow_Rate = -------------------------  
256 – TH1  
Equation 25.1. UART0 Baud Rate  
Where T1  
is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload  
CLK  
value). Timer 1 clock frequency is selected as described in Section “27.1. Timer 0 and Timer 1” on  
page 332. A quick reference for typical baud rates and system clock frequencies is given in Table 25.1  
through Table 25.2. Note that the internal oscillator may still generate the system clock when the external  
oscillator is driving Timer 1.  
25.2. Operational Modes  
UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is  
selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.  
Rev. 1.0  
311