欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1005-C-GM 参数 Datasheet PDF下载

SI1005-C-GM图片预览
型号: SI1005-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1005-C-GM的Datasheet PDF文件第83页浏览型号SI1005-C-GM的Datasheet PDF文件第84页浏览型号SI1005-C-GM的Datasheet PDF文件第85页浏览型号SI1005-C-GM的Datasheet PDF文件第86页浏览型号SI1005-C-GM的Datasheet PDF文件第88页浏览型号SI1005-C-GM的Datasheet PDF文件第89页浏览型号SI1005-C-GM的Datasheet PDF文件第90页浏览型号SI1005-C-GM的Datasheet PDF文件第91页  
Si1000/1/2/3/4/5  
5.4. Programmable Window Detector  
The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-pro-  
grammed limits, and notifies the system when a desired condition is detected. This is especially effective in  
an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system  
response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in  
polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL)  
registers hold the comparison values. The window detector flag can be programmed to indicate when mea-  
sured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0  
Less-Than and ADC0 Greater-Than registers.  
SFR Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte  
Bit  
7
6
5
4
3
2
1
0
AD0GT[15:8]  
R/W  
Name  
Type  
Reset  
1
1
1
1
1
1
1
1
SFR Page = 0x0; SFR Address = 0xC4  
Bit Name  
7:0 AD0GT[15:8]  
Function  
ADC0 Greater-Than High Byte.  
Most Significant Byte of the 16-bit Greater-Than window compare register.  
SFR Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte  
Bit  
7
6
5
4
3
2
1
0
AD0GT[7:0]  
R/W  
Name  
Type  
Reset  
1
1
1
1
1
1
1
1
SFR Page = 0x0; SFR Address = 0xC3  
Bit Name  
7:0 AD0GT[7:0]  
Function  
ADC0 Greater-Than Low Byte.  
Least Significant Byte of the 16-bit Greater-Than window compare register.  
Note: In 8-bit mode, this register should be set to 0x00.  
Rev. 1.0  
87