欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1005-C-GM 参数 Datasheet PDF下载

SI1005-C-GM图片预览
型号: SI1005-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1005-C-GM的Datasheet PDF文件第107页浏览型号SI1005-C-GM的Datasheet PDF文件第108页浏览型号SI1005-C-GM的Datasheet PDF文件第109页浏览型号SI1005-C-GM的Datasheet PDF文件第110页浏览型号SI1005-C-GM的Datasheet PDF文件第112页浏览型号SI1005-C-GM的Datasheet PDF文件第113页浏览型号SI1005-C-GM的Datasheet PDF文件第114页浏览型号SI1005-C-GM的Datasheet PDF文件第115页  
Si1000/1/2/3/4/5  
Table 8.1. CIP-51 Instruction Set Summary  
Mnemonic  
Description  
Bytes  
Clock  
Cycles  
Arithmetic Operations  
ADD A, Rn  
ADD A, direct  
ADD A, @Ri  
ADD A, #data  
ADDC A, Rn  
ADDC A, direct  
ADDC A, @Ri  
ADDC A, #data  
SUBB A, Rn  
SUBB A, direct  
SUBB A, @Ri  
SUBB A, #data  
INC A  
INC Rn  
INC direct  
INC @Ri  
DEC A  
DEC Rn  
DEC direct  
DEC @Ri  
INC DPTR  
MUL AB  
DIV AB  
Add register to A  
Add direct byte to A  
Add indirect RAM to A  
Add immediate to A  
Add register to A with carry  
Add direct byte to A with carry  
Add indirect RAM to A with carry  
Add immediate to A with carry  
Subtract register from A with borrow  
Subtract direct byte from A with borrow  
Subtract indirect RAM from A with borrow  
Subtract immediate from A with borrow  
Increment A  
1
2
1
2
1
2
1
2
1
2
1
2
1
1
2
1
1
1
2
1
1
1
1
1
1
2
2
2
1
2
2
2
1
2
2
2
1
1
2
2
1
1
2
2
1
4
8
1
Increment register  
Increment direct byte  
Increment indirect RAM  
Decrement A  
Decrement register  
Decrement direct byte  
Decrement indirect RAM  
Increment Data Pointer  
Multiply A and B  
Divide A by B  
Decimal adjust A  
DA A  
Logical Operations  
ANL A, Rn  
AND Register to A  
AND direct byte to A  
AND indirect RAM to A  
AND immediate to A  
AND A to direct byte  
AND immediate to direct byte  
OR Register to A  
OR direct byte to A  
OR indirect RAM to A  
OR immediate to A  
1
2
1
2
2
3
1
2
1
2
2
3
1
2
1
2
2
1
2
2
2
2
3
1
2
2
2
2
3
1
2
2
2
2
ANL A, direct  
ANL A, @Ri  
ANL A, #data  
ANL direct, A  
ANL direct, #data  
ORL A, Rn  
ORL A, direct  
ORL A, @Ri  
ORL A, #data  
ORL direct, A  
ORL direct, #data  
XRL A, Rn  
OR A to direct byte  
OR immediate to direct byte  
Exclusive-OR Register to A  
Exclusive-OR direct byte to A  
Exclusive-OR indirect RAM to A  
Exclusive-OR immediate to A  
Exclusive-OR A to direct byte  
XRL A, direct  
XRL A, @Ri  
XRL A, #data  
XRL direct, A  
Rev. 1.0  
111