欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F363 参数 Datasheet PDF下载

C8051F363图片预览
型号: C8051F363
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 288 页 / 2659 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F363的Datasheet PDF文件第47页浏览型号C8051F363的Datasheet PDF文件第48页浏览型号C8051F363的Datasheet PDF文件第49页浏览型号C8051F363的Datasheet PDF文件第50页浏览型号C8051F363的Datasheet PDF文件第52页浏览型号C8051F363的Datasheet PDF文件第53页浏览型号C8051F363的Datasheet PDF文件第54页浏览型号C8051F363的Datasheet PDF文件第55页  
C8051F360/1/2/3/4/5/6/7/8/9  
5.3. Modes of Operation  
ADC0 has a maximum conversion speed of 200 ksps. The ADC0 conversion clock is a divided version of  
the system clock, determined by the AD0SC bits in the ADC0CF register (system clock divided by  
(AD0SC + 1) for 0 AD0SC 31).  
5.3.1. Starting a Conversion  
A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start  
of Conversion Mode bits (AD0CM2-0) in register ADC0CN. Conversions may be initiated by one of the fol-  
lowing:  
1. Writing a ‘1’ to the AD0BUSY bit of register ADC0CN  
2. A Timer 0 overflow (i.e., timed continuous conversions)  
3. A Timer 2 overflow  
4. A Timer 1 overflow  
5. A rising edge on the CNVSTR input signal  
6. A Timer 3 overflow  
Writing a ‘1’ to AD0BUSY provides software control of ADC0 whereby conversions are performed "on-  
demand". During conversion, the AD0BUSY bit is set to logic ‘1’ and reset to logic ‘0’ when the conversion  
is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 inter-  
rupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT)  
should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT  
is logic ‘1’. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte over-  
flows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode. See  
Section “21. Timers” on page 247 for timer configuration.  
Important Note About Using CNVSTR: The CNVSTR input pin also functions as Port pin P0.7 on the  
C8051F360 devices and Port pin P0.6 on the C8051F361/2/6/7/8/9 devices. When the CNVSTR input is  
used as the ADC0 conversion source, the corresponding port pin should be skipped by the Digital Cross-  
bar. To configure the Crossbar to skip the port pin, set the appropriate bit to ‘1’ in register P0SKIP. See  
Section “17. Port Input/Output” on page 183 for details on Port I/O configuration.  
Rev. 1.0  
51  
 复制成功!