欢迎访问ic37.com |
会员登录 免费注册
发布采购

S-24CS08AFJ-TB-1G 参数 Datasheet PDF下载

S-24CS08AFJ-TB-1G图片预览
型号: S-24CS08AFJ-TB-1G
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS 2线串行E2PROM [2-WIRE CMOS SERIAL E2PROM]
分类和应用: 内存集成电路光电二极管ISM频段可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 47 页 / 682 K
品牌: SII [ SEIKO INSTRUMENTS INC ]
 浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第8页浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第9页浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第10页浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第11页浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第13页浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第14页浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第15页浏览型号S-24CS08AFJ-TB-1G的Datasheet PDF文件第16页  
2-WIRE CMOS SERIAL E2PROM  
S-24CS01A/02A/04A/08A  
Rev.4.4_00  
5. Device Addressing  
To start communication, the master device on the system generates a start condition to the bus line. Next,  
the master device sends 7-bit device address and a 1-bit read / write instruction code on to the SDA bus.  
The 4 most significant bits of the device address are called the "Device Code", and are fixed to "1010".  
In S-24CS01A/02A, successive 3 bits are called the "Slave Address". These 3 bits are used to identify a  
device on the system bus and are compared with the predetermined value which is defined by the address  
input pins (A0, A1 and A2). When the comparison result matches, the slave device responds with an  
acknowledge during the 9th clock cycle.  
In S-24CS04A, successive 2 bits are called the "Slave Address". These 2 bits are used to identify a device  
on the system bus and are compared with the predetermined value which is defined by the address input  
pins (A1 and A2). When the comparison result matches, the slave device responds with an acknowledge  
during the 9th clock cycle.  
The successive 1 bit (P0) is used to define a page address and choose the two 256-byte memory blocks  
(Address 000h to 0FFh and 100h to 1FFh).  
In S-24CS08A, successive 1 bit is called the “Slave Addrdess”. This 1 bit is used to identify a device on the  
system bus and is compared with the predetermined value which is defined by the address input pin (A2).  
When the comparison result matches, the slave device responds with an acknowledge during the 9th  
clocks cycle.  
The successive 2 bits (P1 and P0) are used to define a page address and choose the four 256-byte  
memory blocks (Address 000h to 0FFh, 100h to 1FFh, 200h to 2FFh and 300h to 3FFh).  
Device Code  
Slave Address  
S-24CS01A/02A  
1
0
1
0
A2  
A1  
A0  
R/W  
LSB  
MSB  
Slave / Page  
Address  
Device Code  
S-24CS04A  
S-24CS08A  
1
0
1
0
0
A2  
A1  
P0  
P0  
R/W  
R/W  
1
0
1
A2  
P1  
MSB  
LSB  
Figure 12 Device Address  
12  
Seiko Instruments Inc.