欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C4510B 参数 Datasheet PDF下载

S3C4510B图片预览
型号: S3C4510B
PDF下载: 下载PDF文件 查看货源
内容描述: 三星S3C4510B的16位/ 32位RISC微控制器是一款高性价比,高性能的基于以太网的系统微控制器解决方案。 [Samsungs S3C4510B 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution for Ethernet-based systems.]
分类和应用: 微控制器以太网
文件页数/大小: 422 页 / 2160 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C4510B的Datasheet PDF文件第264页浏览型号S3C4510B的Datasheet PDF文件第265页浏览型号S3C4510B的Datasheet PDF文件第266页浏览型号S3C4510B的Datasheet PDF文件第267页浏览型号S3C4510B的Datasheet PDF文件第269页浏览型号S3C4510B的Datasheet PDF文件第270页浏览型号S3C4510B的Datasheet PDF文件第271页浏览型号S3C4510B的Datasheet PDF文件第272页  
ETHERNET CONTROLLER  
S3C4510B  
MAC Transmit Control Frame Status  
The transmit control frame status register, ETXSTAT, is a RAM-based register which provides the status of a  
MAC control packet as it is sent to a remote station. This operation is controlled by the SdPause bit in the  
transmit control register, MACTXCON.  
It is the responsibility of the DMA engine to read this register, and to generate an interrupt to notify the system  
that the transmission of a MAC control packet has been completed.  
Table 7-42. ETXSTAT Register  
Registers  
ETXSTAT  
Offset  
R/W  
Description  
Reset Value  
0X9040  
R
Transmit control frame status  
0x00000000  
Table 7-43. Transmit Control Frame Register Description  
Bit Name Description  
Tx_Stat value  
Bit Number  
[15:0]  
A 16-bit value indicating the status of a MAC control packet as  
it is sent to a remote station. Read by the DMA engine.  
7-46  
 复制成功!