欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37274EFSP 参数 Datasheet PDF下载

M37274EFSP图片预览
型号: M37274EFSP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS单片机结合闭合字幕解码器和屏幕显示控制器 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER]
分类和应用: 解码器显示控制器微控制器和处理器外围集成电路光电二极管瞄准线计算机可编程只读存储器时钟
文件页数/大小: 148 页 / 1926 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37274EFSP的Datasheet PDF文件第94页浏览型号M37274EFSP的Datasheet PDF文件第95页浏览型号M37274EFSP的Datasheet PDF文件第96页浏览型号M37274EFSP的Datasheet PDF文件第97页浏览型号M37274EFSP的Datasheet PDF文件第99页浏览型号M37274EFSP的Datasheet PDF文件第100页浏览型号M37274EFSP的Datasheet PDF文件第101页浏览型号M37274EFSP的Datasheet PDF文件第102页  
MITSUBISHI MICROCOMPUTERS  
M37274EFSP  
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER  
Window L Register 1  
b7 b6 b5b4 b3 b2b1 b0  
Window L register 1 (WL1) [Address 021D16  
]
B
Name  
Functions  
After reset  
R
W
0
to  
7
Top boundary position (low-order 8 bits)  
TH ✕  
(setting value of low-order 2 bits of WL2  
+ setting value of high-order 4 bits of WL1  
+ setting value of low-order 4 bits of WL1  
Indeterminate R W  
Control bits of window  
top boundary  
(WL10 to WL17)  
(See note 1)  
162  
161  
160)  
Notes 1: Set values fit for the following condition: (WH1+WH2 162)<(WL1+WL2✕ꢀ  
162)  
2: T is cycle of HSYNC  
3: WL2: Window L register 2  
H
.
Fig. 98. Window L Register 1  
Window L Register 2  
b7 b6 b5b4 b3 b2b1 b0  
Window L register 2 (WL2) [Address 021F16  
]
B
Name  
Functions  
After reset  
R
W
0, 1  
Top boundary position (high-order 2 bits)  
TH ✕  
(setting value of low-order 2 bits of WL2  
+ setting value of high-order 4 bits of WL1  
Indeterminate R W  
Control bits of window  
top boundary  
(WL20, WL21)  
(See note 1)  
162  
161  
160)  
+ setting value of low-order 4 bits of WL1  
2
to  
7
Nothing is assigned. These bits are write disable bits.  
When these bits are read out, the values are indeterminate.  
Indeterminate R —  
Notes 1: Set values fit for the following condition: (WH1+WH2 162)<(WL1+WL2✕ꢀ  
162)  
2: T is cycle of HSYNC  
3: WL1: Window L register 1  
H
.
Fig. 99. Window L Register 2  
97  
 复制成功!