欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD64F36077G 参数 Datasheet PDF下载

HD64F36077G图片预览
型号: HD64F36077G
PDF下载: 下载PDF文件 查看货源
内容描述: 旧公司名称在产品目录等资料 [Old Company Name in Catalogs and Other Documents]
分类和应用:
文件页数/大小: 566 页 / 3220 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD64F36077G的Datasheet PDF文件第286页浏览型号HD64F36077G的Datasheet PDF文件第287页浏览型号HD64F36077G的Datasheet PDF文件第288页浏览型号HD64F36077G的Datasheet PDF文件第289页浏览型号HD64F36077G的Datasheet PDF文件第291页浏览型号HD64F36077G的Datasheet PDF文件第292页浏览型号HD64F36077G的Datasheet PDF文件第293页浏览型号HD64F36077G的Datasheet PDF文件第294页  
Section 13 Timer Z  
6. Examples of Buffer Operation  
Figure 13.38 shows an operation example in which GRA has been designated as an output  
compare register, and buffer operation has been designated for GRA and GRC.  
This is an example of TCNT operating as a periodic counter cleared by compare match B.  
Pins FTIOA and FTIOB are set for toggle output by compare match A and B.  
As buffer operation has been set, when compare match A occurs, the FTIOA pin performs  
toggle outputs and the value in buffer register is simultaneously transferred to the general  
register. This operation is repeated each time that compare match A occurs.  
The timing to transfer data is shown in figure 13.39.  
Counter is cleared by GBR compare match  
TCNT value  
GRB  
H'0250  
H'0200  
H'0100  
Time  
H'0000  
GRC  
H'0200  
H'0250  
H'0100  
H'0200  
H'0200  
H'0200  
GRA  
H'0100  
FTIOB  
FTIOA  
Compare match A  
Figure 13.38 Example of Buffer Operation (1)  
(Buffer Operation for Output Compare Register)  
Rev. 3.00 Sep. 10, 2007 Page 256 of 528  
REJ09B0216-0300  
 复制成功!