欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第34页浏览型号HD6417709SF133B的Datasheet PDF文件第35页浏览型号HD6417709SF133B的Datasheet PDF文件第36页浏览型号HD6417709SF133B的Datasheet PDF文件第37页浏览型号HD6417709SF133B的Datasheet PDF文件第39页浏览型号HD6417709SF133B的Datasheet PDF文件第40页浏览型号HD6417709SF133B的Datasheet PDF文件第41页浏览型号HD6417709SF133B的Datasheet PDF文件第42页  
Figure 23.47 TCLK Input Timing ............................................................................................. 707  
Figure 23.48 TCLK Clock Input Timing................................................................................... 707  
Figure 23.49 Oscillation Settling Time at RTC Crystal Oscillator Power-on............................ 707  
Figure 23.50 SCK Input Clock Timing ..................................................................................... 707  
Figure 23.51 SCI I/O Timing in Clock Synchronous Mode ...................................................... 708  
Figure 23.52 I/O Port Timing.................................................................................................... 708  
Figure 23.53 DREQ Input Timing............................................................................................. 708  
Figure 23.54 DRAK Output Timing.......................................................................................... 709  
Figure 23.55 TCK Input Timing................................................................................................ 709  
Figure 23.56 TRST Input Timing (Reset Hold)......................................................................... 710  
Figure 23.57 UDI Data Transfer Timing................................................................................... 710  
Figure 23.58 ASEMD0 Input Timing........................................................................................ 710  
Figure 23.59 Output Load Circuit.............................................................................................. 711  
Figure 23.60 Load Capacitance vs. Delay Time........................................................................ 712  
Figure D.1  
Figure D.2  
Figure D.3  
Package Dimensions (FP-208C)........................................................................... 758  
Package Dimensions (FP-208E)........................................................................... 759  
Package Dimensions (BP-240A).......................................................................... 760  
Rev. 5.00, 09/03, page xxxviii of xliv  
 复制成功!