9
9
75ꢌ
&
U
V
L
3
RLQWꢌ
R
V
Q
Jꢌ
9,'ꢌ
9
,
;ꢌ
R
Uꢌ92;ꢌ
&3ꢌ
9
664ꢌ
Internet Data Sheet
HY[B/I]18T512[40/80/16]0B2[C/F](L)
512-Mbit Double-Data-Rate-Two SDRAM
TABLE 28
Differential DC and AC Input and Output Logic Levels
Symbol
Parameter
Min.
Max.
Unit
Note
1)
2)
3)
4)
5)
VIN(dc)
VID(dc)
VID(ac)
VIX(ac)
VOX(ac)
DC input signal voltage
–0.3
V
V
V
DDQ + 0.3
—
—
V
DC differential input voltage
AC differential input voltage
AC differential cross point input voltage
0.25
DDQ + 0.6
DDQ + 0.6
0.5
0.5 × VDDQ – 0.175
0.5 × VDDQ + 0.175
0.5 × VDDQ + 0.125
V
AC differential cross point output voltage 0.5 × VDDQ – 0.125
V
1)
2)
3)
V
V
V
IN(dc) specifies the allowable DC execution of each input of differential pair such as CK, CK, DQS, DQS etc.
ID(dc) specifies the input differential voltage VTR– VCP required for switching. The minimum value is equal to VIH(dc) – VIL(dc)
ID(ac) specifies the input differential voltage VTR – VCP required for switching. The minimum value is equal to VIH(ac) – VIL(ac)
.
.
4) The value of VIX(ac) is expected to equal 0.5 × VDDQ of the transmitting device and VIX(ac) is expected to track variations in VDDQ. VIX(ac)
indicates the voltage at which differential input signals must cross.
5) The value of VOX(ac) is expected to equal 0.5 × VDDQ of the transmitting device and VOX(ac) is expected to track variations in VDDQ. VOX(ac)
indicates the voltage at which differential input signals must cross.
FIGURE 5
Differential DC and AC Input and Output Logic Levels Diagram
9
''4ꢌ
Rev. 1.12, 2007-05
32
10062006-YPTZ-CDR7
QIMONDA [ QIMONDA AG ]
